# 0 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/linux/kconfig.h" 2
# 0 "<command-line>" 2
# 1 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp"
# 11 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp"
/dts-v1/;

# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/pinctrl/stm32-pinfunc.h" 1
# 14 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp257.dtsi" 1





# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp255.dtsi" 1





# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/power/st,stm32mp25-power.h" 1
# 7 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp255.dtsi" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp253.dtsi" 1





# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp251.dtsi" 1





# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/arm/coresight-cti-dt.h" 1
# 7 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp251.dtsi" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/clock/st,stm32mp25-rcc.h" 1
# 8 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp251.dtsi" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/interrupt-controller/irq.h" 1
# 10 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp251.dtsi" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/phy/phy.h" 1
# 10 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp251.dtsi" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/regulator/st,stm32mp25-regulator.h" 1
# 11 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp251.dtsi" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/reset/st,stm32mp25-rcc.h" 1
# 12 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp251.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a35";
   device_type = "cpu";
   reg = <0>;
   enable-method = "psci";
   clocks = <&scmi_perf 0>;
   clock-names = "cpu";
   power-domains = <&cpu0_pd>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
  };

  idle-states {
   entry-method = "psci";

   CPU_PWRDN: cpu-power-down {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00000001>;
    local-timer-stop;
    entry-latency-us = <150>;
    exit-latency-us = <200>;
    min-residency-us = <1000>;
   };
  };

  domain-idle-states {
   STOP1: domain-stop1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x00000011>;
    entry-latency-us = <300>;
    exit-latency-us = <500>;
    min-residency-us = <1500>;
   };

   LP_STOP1: domain-lp-stop1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x0000021>;
    entry-latency-us = <350>;
    exit-latency-us = <600>;
    min-residency-us = <2000>;
   };

   LPLV_STOP1: domain-lplv-stop1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x00000211>;
    entry-latency-us = <500>;
    exit-latency-us = <2000>;
    min-residency-us = <2500>;
   };
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a35-pmu";
  interrupts = <0 368 4>;
  interrupt-affinity = <&cpu0>;
  interrupt-parent = <&intc>;
 };

 arm_wdt: watchdog {
  compatible = "arm,smc-wdt";
  arm,smc-id = <0xbc000000>;
  status = "disabled";
 };

 clocks {
  clk_rcbsec: clk-rcbsec {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <64000000>;
  };
 };

 cs_replicator: replicator {
  compatible = "arm,coresight-static-replicator";
  clocks = <&scmi_clk 120>;
  clock-names = "apb_pclk";
  status = "disabled";

  in-ports {
   port {
    replicator_in_port: endpoint {
     remote-endpoint = <&etf_out_port>;
    };
   };
  };

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator_out_port0: endpoint {
     remote-endpoint = <&etr_in_port>;
    };
   };

   port@1 {
    reg = <1>;
    replicator_out_port1: endpoint {
     remote-endpoint = <&tpiu_in_port>;
    };
   };
  };
 };

 firmware {
  optee: optee {
   compatible = "linaro,optee-tz";
   method = "smc";
   interrupt-parent = <&intc>;
   interrupts = <1 15 ((((1 << (1)) - 1) << 8) | 8)>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  scmi: scmi {
   compatible = "linaro,scmi-optee";
   #address-cells = <1>;
   #size-cells = <0>;
   linaro,optee-channel-id = <0>;

   scmi_devpd: protocol@11 {
    reg = <0x11>;
    #power-domain-cells = <1>;
   };

   scmi_perf: protocol@13 {
    reg = <0x13>;
    #clock-cells = <1>;
   };

   scmi_clk: protocol@14 {
    reg = <0x14>;
    #clock-cells = <1>;
   };

   scmi_reset: protocol@16 {
    reg = <0x16>;
    #reset-cells = <1>;
   };

   scmi_voltd: protocol@17 {
    reg = <0x17>;

    scmi_regu: regulators {
     #address-cells = <1>;
     #size-cells = <0>;

     scmi_vddio1: regulator@0 {
      reg = <0>;
      regulator-name = "vddio1";
     };
     scmi_vddio2: regulator@1 {
      reg = <1>;
      regulator-name = "vddio2";
     };
     scmi_vddio3: regulator@2 {
      reg = <2>;
      regulator-name = "vddio3";
     };
     scmi_vddio4: regulator@3 {
      reg = <3>;
      regulator-name = "vddio4";
     };
     scmi_vdd33ucpd: regulator@5 {
      reg = <5>;
      regulator-name = "vdd33ucpd";
     };
     scmi_vdda18adc: regulator@7 {
      reg = <7>;
      regulator-name = "vdda18adc";
     };
    };
   };
  };
 };

 intc: interrupt-controller@4ac00000 {
  compatible = "st,stm32mp2-cortex-a7-gic", "arm,cortex-a7-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  reg = <0x0 0x4ac10000 0x0 0x1000>,
        <0x0 0x4ac20000 0x0 0x2000>,
        <0x0 0x4ac40000 0x0 0x2000>,
        <0x0 0x4ac60000 0x0 0x2000>;
  interrupts = <1 9 ((((1 << (1)) - 1) << 8) | 8)>;

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  v2m0: v2m@48090000 {
   compatible = "arm,gic-v2m-frame";
   reg = <0x0 0x48090000 0x0 0x1000>;
   msi-controller;
  };
 };

 d1_pd: power-domain-d1 {
  compatible = "st,stm32mp-pm-domain";
  #power-domain-cells = <0>;
  power-domains = <&cluster_pd>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cpu0_pd: power-domain-cpu0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CPU_PWRDN>;
   power-domains = <&cluster_pd>;
  };

  cluster_pd: power-domain-cluster {
   #power-domain-cells = <0>;
   domain-idle-states = <&STOP1>, <&LP_STOP1>;
   power-domains = <&ret_pd>;
  };

  ret_pd: power-domain-retention {
   #power-domain-cells = <0>;
   domain-idle-states = <&LPLV_STOP1>;
  };
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&dts 1>;

   trips {
    cpu_alert: cpu-alert {
     temperature = <110000>;
     hysteresis = <10000>;
     type = "passive";
    };

    cpu-crit {
     temperature = <122000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert>;
     cooling-device = <&cpu0 1 1>;
    };
   };
  };

  soc-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&dts 0>;

   trips {
    soc-crit {
     temperature = <122000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&intc>;
  interrupts = <1 13 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (1)) - 1) << 8) | 8)>;
  arm,no-tick-in-suspend;
 };

 usb2_phy1: usb2-phy1 {
  compatible = "st,stm32mp25-usb2phy";
  #phy-cells = <0>;
  #clock-cells = <0>;
  st,syscfg = <&syscfg 0x2400>;
  clocks = <&rcc 320>;
  resets = <&rcc 63>;
  status = "disabled";
 };

 usb2_phy2: usb2-phy2 {
  compatible = "st,stm32mp25-usb2phy";
  #phy-cells = <0>;
  #clock-cells = <0>;
  st,syscfg = <&syscfg 0x2800>;
  clocks = <&rcc 296>;
  resets = <&rcc 64>;
  status = "disabled";
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-parent = <&intc>;
  ranges = <0x0 0x0 0x0 0x80000000>;

  hpdma: dma-controller@40400000 {
   compatible = "st,stm32-dma3";
   reg = <0x40400000 0x1000>;
   interrupts = <0 33 4>,
         <0 34 4>,
         <0 35 4>,
         <0 36 4>,
         <0 37 4>,
         <0 38 4>,
         <0 39 4>,
         <0 40 4>,
         <0 41 4>,
         <0 42 4>,
         <0 43 4>,
         <0 44 4>,
         <0 45 4>,
         <0 46 4>,
         <0 47 4>,
         <0 48 4>;
   clocks = <&scmi_clk 101>;
   power-domains = <&ret_pd>;
   #dma-cells = <3>;
   st,axi-max-burst-len = <16>;
  };

  hpdma2: dma-controller@40410000 {
   compatible = "st,stm32-dma3";
   reg = <0x40410000 0x1000>;
   interrupts = <0 49 4>,
         <0 50 4>,
         <0 51 4>,
         <0 52 4>,
         <0 53 4>,
         <0 54 4>,
         <0 55 4>,
         <0 56 4>,
         <0 57 4>,
         <0 58 4>,
         <0 59 4>,
         <0 60 4>,
         <0 61 4>,
         <0 62 4>,
         <0 63 4>,
         <0 64 4>;
   clocks = <&scmi_clk 102>;
   power-domains = <&ret_pd>;
   #dma-cells = <3>;
   st,axi-max-burst-len = <16>;
  };

  hpdma3: dma-controller@40420000 {
   compatible = "st,stm32-dma3";
   reg = <0x40420000 0x1000>;
   interrupts = <0 65 4>,
         <0 66 4>,
         <0 67 4>,
         <0 68 4>,
         <0 69 4>,
         <0 70 4>,
         <0 71 4>,
         <0 72 4>,
         <0 73 4>,
         <0 74 4>,
         <0 75 4>,
         <0 76 4>,
         <0 77 4>,
         <0 78 4>,
         <0 79 4>,
         <0 80 4>;
   clocks = <&scmi_clk 103>;
   power-domains = <&ret_pd>;
   #dma-cells = <3>;
   st,axi-max-burst-len = <16>;
  };

  ipcc1: mailbox@40490000 {
   compatible = "st,stm32mp1-ipcc";
   #mbox-cells = <1>;
   reg = <0x40490000 0x400>;
   st,proc-id = <0>;
   interrupts = <0 171 4>,
         <0 172 4>;
   interrupt-names = "rx", "tx";
   clocks = <&scmi_clk 105>;
   status = "disabled";
  };

  ommanager: ommanager@40500000 {
   #address-cells = <2>;
   #size-cells = <1>;
   compatible = "st,stm32mp25-omm";
   reg = <0x40500000 0x400>, <0x60000000 0x10000000>;
   reg-names = "omm", "omm_mm";
   clocks = <&rcc 107>;
   resets = <&rcc 90>;
   st,syscfg-amcr = <&syscfg 0x2c00 0x7>;
   access-controllers = <&rifsc 111>;
   power-domains = <&d1_pd>;
   status = "disabled";
   ranges = <0 0 0x40430000 0x400>,
     <1 0 0x40440000 0x400>;

   ospi1: spi@40430000 {
    compatible = "st,stm32mp25-omi";
    reg = <0 0 0x400>;
    interrupts = <0 163 4>;
    dmas = <&hpdma 2 0x62 0x00003121>,
           <&hpdma 2 0x42 0x00003112>;
    dma-names = "tx", "rx";
    st,syscfg-dlyb = <&syscfg 0x1000>;
    clocks = <&scmi_clk 116>;
    resets = <&scmi_reset 5>, <&scmi_reset 6>;
    access-controllers = <&rifsc 74>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   ospi2: spi@40440000 {
    compatible = "st,stm32mp25-omi";
    reg = <1 0 0x400>;
    interrupts = <0 164 4>;
    dmas = <&hpdma 3 0x62 0x00003121>,
           <&hpdma 3 0x42 0x00003112>;
    dma-names = "tx", "rx";
    st,syscfg-dlyb = <&syscfg 0x1400>;
    clocks = <&scmi_clk 117>;
    resets = <&scmi_reset 7>, <&scmi_reset 8>;
    access-controllers = <&rifsc 75>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };
  };

  rifsc: bus@42080000 {
   compatible = "st,stm32mp25-rifsc", "simple-bus";
   reg = <0x42080000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   #access-controller-cells = <1>;
   ranges;
   st,mem-map = <0x200c0000 0x2000 0x200c2000 0x2000 0x200c4000 0x4000>;

   timers2: timer@40000000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40000000 0x400>;
    interrupts = <0 105 4>;
    interrupt-names = "global";
    clocks = <&rcc 219>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 1>;
    power-domains = <&d1_pd>;
    status = "disabled";

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@1 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <1>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };
   };

   timers3: timer@40010000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40010000 0x400>;
    interrupts = <0 106 4>;
    interrupt-names = "global";
    clocks = <&rcc 220>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 2>;
    power-domains = <&d1_pd>;
    status = "disabled";

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@2 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <2>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };
   };

   timers4: timer@40020000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40020000 0x400>;
    interrupts = <0 107 4>;
    interrupt-names = "global";
    clocks = <&rcc 221>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 3>;
    power-domains = <&d1_pd>;
    status = "disabled";

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@3 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <3>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };
   };

   timers5: timer@40030000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40030000 0x400>;
    interrupts = <0 124 4>;
    interrupt-names = "global";
    clocks = <&rcc 222>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 4>;
    power-domains = <&d1_pd>;
    status = "disabled";

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@4 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <4>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };
   };

   timers6: timer@40040000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40040000 0x400>;
    interrupts = <0 128 4>;
    interrupt-names = "global";
    clocks = <&rcc 223>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 5>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    timer@5 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <5>;
     status = "disabled";
    };
   };

   timers7: timer@40050000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40050000 0x400>;
    interrupts = <0 129 4>;
    interrupt-names = "global";
    clocks = <&rcc 224>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 6>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    timer@6 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <6>;
     status = "disabled";
    };
   };

   timers12: timer@40060000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40060000 0x400>;
    interrupts = <0 196 4>;
    interrupt-names = "global";
    clocks = <&rcc 227>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 10>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@11 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <11>;
     status = "disabled";
    };
   };

   timers13: timer@40070000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40070000 0x400>;
    interrupts = <0 203 4>;
    interrupt-names = "global";
    clocks = <&rcc 228>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 11>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@12 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <12>;
     status = "disabled";
    };
   };

   timers14: timer@40080000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40080000 0x400>;
    interrupts = <0 204 4>;
    interrupt-names = "global";
    clocks = <&rcc 229>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 12>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@13 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <13>;
     status = "disabled";
    };
   };

   lptimer1: timer@40090000 {
    compatible = "st,stm32mp25-lptimer", "st,stm32-lptimer";
    reg = <0x40090000 0x400>;
    interrupts-extended = <&exti1 47 4>;
    clocks = <&rcc 253>;
    clock-names = "mux";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 17>;
    power-domains = <&ret_pd>;
    wakeup-source;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-lptimer-counter", "st,stm32-lptimer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm-lp", "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer {
     compatible = "st,stm32mp25-lptimer-timer", "st,stm32-lptimer-timer";
     status = "disabled";
    };

    trigger@0 {
     compatible = "st,stm32mp25-lptimer-trigger", "st,stm32-lptimer-trigger";
     reg = <0>;
     status = "disabled";
    };
   };

   lptimer2: timer@400a0000 {
    compatible = "st,stm32mp25-lptimer", "st,stm32-lptimer";
    reg = <0x400a0000 0x400>;
    interrupts-extended = <&exti1 48 4>;
    clocks = <&rcc 254>;
    clock-names = "mux";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 18>;
    power-domains = <&ret_pd>;
    wakeup-source;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-lptimer-counter", "st,stm32-lptimer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm-lp", "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer {
     compatible = "st,stm32mp25-lptimer-timer", "st,stm32-lptimer-timer";
     status = "disabled";
    };

    trigger@1 {
     compatible = "st,stm32mp25-lptimer-trigger", "st,stm32-lptimer-trigger";
     reg = <1>;
     status = "disabled";
    };
   };

   i2s2: audio-controller@400b0000 {
    compatible = "st,stm32mp25-i2s";
    reg = <0x400b0000 0x400>;
    #sound-dai-cells = <0>;
    interrupts = <0 113 4>;
    clocks = <&rcc 156>, <&rcc 259>;
    clock-names = "pclk", "i2sclk";
    resets = <&rcc 23>;
    dmas = <&hpdma 51 0x43 0x12>,
     <&hpdma 52 0x43 0x21>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 23>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   spi2: spi@400b0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32mp25-spi";
    reg = <0x400b0000 0x400>;
    interrupts = <0 113 4>;
    clocks = <&rcc 259>;
    resets = <&rcc 23>;
    dmas = <&hpdma 51 0x20 0x00003012>,
           <&hpdma 52 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 23>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i2s3: audio-controller@400c0000 {
    compatible = "st,stm32mp25-i2s";
    reg = <0x400c0000 0x400>;
    #sound-dai-cells = <0>;
    interrupts = <0 125 4>;
    clocks = <&rcc 157>, <&rcc 260>;
    clock-names = "pclk", "i2sclk";
    resets = <&rcc 24>;
    dmas = <&hpdma 53 0x43 0x12>,
     <&hpdma 54 0x43 0x21>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 24>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   spi3: spi@400c0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32mp25-spi";
    reg = <0x400c0000 0x400>;
    interrupts = <0 125 4>;
    clocks = <&rcc 260>;
    resets = <&rcc 24>;
    dmas = <&hpdma 53 0x20 0x00003012>,
           <&hpdma 54 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 24>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   spdifrx: audio-controller@400d0000 {
    compatible = "st,stm32h7-spdifrx";
    #sound-dai-cells = <0>;
    reg = <0x400d0000 0x400>;
    clocks = <&rcc 261>;
    clock-names = "kclk";
    interrupts = <0 170 4>;
    dmas = <&hpdma 71 0x43 0x212>,
     <&hpdma 72 0x43 0x212>;
    dma-names = "rx", "rx-ctrl";
    access-controllers = <&rifsc 30>;
    status = "disabled";
   };

   usart2: serial@400e0000 {
    compatible = "st,stm32h7-uart";
    reg = <0x400e0000 0x400>;
    interrupts-extended = <&exti1 27 4>;
    clocks = <&rcc 255>;
    dmas = <&hpdma 11 0x20 0x10012>,
           <&hpdma 12 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 32>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   usart3: serial@400f0000 {
    compatible = "st,stm32h7-uart";
    reg = <0x400f0000 0x400>;
    interrupts-extended = <&exti1 28 4>;
    clocks = <&rcc 257>;
    dmas = <&hpdma 13 0x20 0x10012>,
           <&hpdma 14 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 33>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   uart4: serial@40100000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40100000 0x400>;
    interrupts-extended = <&exti1 30 4>;
    clocks = <&rcc 256>;
    dmas = <&hpdma 15 0x20 0x10012>,
           <&hpdma 16 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 34>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   uart5: serial@40110000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40110000 0x400>;
    interrupts-extended = <&exti1 31 4>;
    clocks = <&rcc 258>;
    dmas = <&hpdma 17 0x20 0x10012>,
           <&hpdma 18 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 35>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   i2c1: i2c@40120000 {
    compatible = "st,stm32mp25-i2c";
    reg = <0x40120000 0x400>;
    interrupt-names = "event";
    interrupts = <0 108 4>;
    clocks = <&rcc 262>;
    resets = <&rcc 42>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&hpdma 27 0x20 0x00003012>,
           <&hpdma 28 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 41>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i2c2: i2c@40130000 {
    compatible = "st,stm32mp25-i2c";
    reg = <0x40130000 0x400>;
    interrupt-names = "event";
    interrupts = <0 110 4>;
    clocks = <&rcc 263>;
    resets = <&rcc 43>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&hpdma 30 0x20 0x00003012>,
           <&hpdma 31 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 42>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i2c3: i2c@40140000 {
    compatible = "st,stm32mp25-i2c";
    reg = <0x40140000 0x400>;
    interrupt-names = "event";
    interrupts = <0 137 4>;
    clocks = <&rcc 266>;
    resets = <&rcc 44>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&hpdma 33 0x20 0x00003012>,
           <&hpdma 34 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 43>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i2c4: i2c@40150000 {
    compatible = "st,stm32mp25-i2c";
    reg = <0x40150000 0x400>;
    interrupt-names = "event";
    interrupts = <0 168 4>;
    clocks = <&rcc 269>;
    resets = <&rcc 45>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&hpdma 36 0x20 0x00003012>,
           <&hpdma 37 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 44>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i2c5: i2c@40160000 {
    compatible = "st,stm32mp25-i2c";
    reg = <0x40160000 0x400>;
    interrupt-names = "event";
    interrupts = <0 181 4>;
    clocks = <&rcc 267>;
    resets = <&rcc 46>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&hpdma 39 0x20 0x00003012>,
           <&hpdma 40 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 45>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i2c6: i2c@40170000 {
    compatible = "st,stm32mp25-i2c";
    reg = <0x40170000 0x400>;
    interrupt-names = "event";
    interrupts = <0 208 4>;
    clocks = <&rcc 270>;
    resets = <&rcc 47>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&hpdma 42 0x20 0x00003012>,
           <&hpdma 43 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 46>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i2c7: i2c@40180000 {
    compatible = "st,stm32mp25-i2c";
    reg = <0x40180000 0x400>;
    interrupt-names = "event";
    interrupts = <0 210 4>;
    clocks = <&rcc 271>;
    resets = <&rcc 48>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&hpdma 45 0x20 0x00003012>,
           <&hpdma 46 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 47>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i3c1: i3c@40190000 {
    #address-cells = <3>;
    #size-cells = <0>;
    compatible = "st,stm32-i3c";
    reg = <0x40190000 0x400>;
    interrupts = <0 109 4>;
    clocks = <&rcc 264>;
    resets = <&rcc 91>;
    access-controllers = <&rifsc 114>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i3c2: i3c@401a0000 {
    #address-cells = <3>;
    #size-cells = <0>;
    compatible = "st,stm32-i3c";
    reg = <0x401a0000 0x400>;
    interrupts = <0 111 4>;
    clocks = <&rcc 265>;
    resets = <&rcc 92>;
    access-controllers = <&rifsc 115>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   i3c3: i3c@401b0000 {
    #address-cells = <3>;
    #size-cells = <0>;
    compatible = "st,stm32-i3c";
    reg = <0x401b0000 0x400>;
    interrupts = <0 138 4>;
    clocks = <&rcc 268>;
    resets = <&rcc 93>;
    access-controllers = <&rifsc 116>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   timers10: timer@401c0000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x401c0000 0x400>;
    interrupts = <0 205 4>;
    interrupt-names = "global";
    clocks = <&rcc 225>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 8>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@9 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <9>;
     status = "disabled";
    };
   };

   timers11: timer@401d0000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x401d0000 0x400>;
    interrupts = <0 225 4>;
    interrupt-names = "global";
    clocks = <&rcc 226>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 9>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@10 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <10>;
     status = "disabled";
    };
   };

   timers1: timer@40200000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40200000 0x400>;
    interrupts = <0 97 4>,
          <0 98 4>,
          <0 99 4>,
          <0 100 4>;
    interrupt-names = "brk", "up", "trg-com", "cc";
    clocks = <&rcc 230>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 0>;
    power-domains = <&d1_pd>;
    status = "disabled";

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@0 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <0>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };
   };

   timers8: timer@40210000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40210000 0x400>;
    interrupts = <0 118 4>,
          <0 119 4>,
          <0 120 4>,
          <0 121 4>;
    interrupt-names = "brk", "up", "trg-com", "cc";
    clocks = <&rcc 231>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 7>;
    power-domains = <&d1_pd>;
    status = "disabled";

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@7 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <7>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };
   };

   usart6: serial@40220000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40220000 0x400>;
    interrupts-extended = <&exti1 29 4>;
    clocks = <&rcc 278>;
    dmas = <&hpdma 19 0x20 0x10012>,
           <&hpdma 20 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 36>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   i2s1: audio-controller@40230000 {
    compatible = "st,stm32mp25-i2s";
    reg = <0x40230000 0x400>;
    #sound-dai-cells = <0>;
    interrupts = <0 112 4>;
    clocks = <&rcc 189>, <&rcc 272>;
    clock-names = "pclk", "i2sclk";
    resets = <&rcc 22>;
    dmas = <&hpdma 49 0x43 0x12>,
     <&hpdma 50 0x43 0x21>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 22>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   spi1: spi@40230000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32mp25-spi";
    reg = <0x40230000 0x400>;
    interrupts = <0 112 4>;
    clocks = <&rcc 272>;
    resets = <&rcc 22>;
    dmas = <&hpdma 49 0x20 0x00003012>,
           <&hpdma 50 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 22>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   spi4: spi@40240000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32mp25-spi";
    reg = <0x40240000 0x400>;
    interrupts = <0 152 4>;
    clocks = <&rcc 273>;
    resets = <&rcc 25>;
    dmas = <&hpdma 55 0x20 0x00003012>,
           <&hpdma 56 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 25>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   timers15: timer@40250000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40250000 0x400>;
    interrupts = <0 193 4>;
    interrupt-names = "global";
    clocks = <&rcc 232>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 13>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@14 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <14>;
     status = "disabled";
    };
   };

   timers16: timer@40260000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40260000 0x400>;
    interrupts = <0 194 4>;
    interrupt-names = "global";
    clocks = <&rcc 233>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 14>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@15 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <15>;
     status = "disabled";
    };
   };

   timers17: timer@40270000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40270000 0x400>;
    interrupts = <0 195 4>;
    interrupt-names = "global";
    clocks = <&rcc 234>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 15>;
    power-domains = <&d1_pd>;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@16 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <16>;
     status = "disabled";
    };
   };

   spi5: spi@40280000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32mp25-spi";
    reg = <0x40280000 0x400>;
    interrupts = <0 153 4>;
    clocks = <&rcc 274>;
    resets = <&rcc 26>;
    dmas = <&hpdma 57 0x20 0x00003012>,
           <&hpdma 58 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 26>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   sai1: sai@40290000 {
    compatible = "st,stm32mp25-sai";
    reg = <0x40290000 0x4>, <0x4029a3f0 0x10>;
    ranges = <0 0x40290000 0x400>;
    #address-cells = <1>;
    #size-cells = <1>;
    clocks = <&rcc 179>;
    clock-names = "pclk";
    interrupts = <0 157 4>;
    resets = <&rcc 50>;
    access-controllers = <&rifsc 49>;
    status = "disabled";

    sai1a: audio-controller@40290004 {
     compatible = "st,stm32-sai-sub-a";
     reg = <0x4 0x20>;
     #sound-dai-cells = <0>;
     clocks = <&rcc 283>;
     clock-names = "sai_ck";
     dmas = <&hpdma 73 0x43 0x21>;
     dma-names = "tx";
     power-domains = <&d1_pd>;
     status = "disabled";
    };

    sai1b: audio-controller@40290024 {
     compatible = "st,stm32-sai-sub-b";
     reg = <0x24 0x20>;
     #sound-dai-cells = <0>;
     clocks = <&rcc 283>;
     clock-names = "sai_ck";
     dmas = <&hpdma 74 0x43 0x12>;
     dma-names = "rx";
     power-domains = <&d1_pd>;
     status = "disabled";
    };
   };

   sai2: sai@402a0000 {
    compatible = "st,stm32mp25-sai";
    reg = <0x402a0000 0x4>, <0x402aa3f0 0x10>;
    ranges = <0 0x402a0000 0x400>;
    #address-cells = <1>;
    #size-cells = <1>;
    clocks = <&rcc 180>;
    clock-names = "pclk";
    interrupts = <0 162 4>;
    resets = <&rcc 51>;
    access-controllers = <&rifsc 50>;
    status = "disabled";

    sai2a: audio-controller@402a0004 {
     compatible = "st,stm32-sai-sub-a";
     reg = <0x4 0x20>;
     #sound-dai-cells = <0>;
     clocks = <&rcc 284>;
     clock-names = "sai_ck";
     dmas = <&hpdma 75 0x43 0x21>;
     dma-names = "tx";
     power-domains = <&d1_pd>;
     status = "disabled";
    };

    sai2b: audio-controller@402a0024 {
     compatible = "st,stm32-sai-sub-b";
     reg = <0x24 0x20>;
     #sound-dai-cells = <0>;
     clocks = <&rcc 284>;
     clock-names = "sai_ck";
     dmas = <&hpdma 76 0x43 0x12>;
     dma-names = "rx";
     power-domains = <&d1_pd>;
     status = "disabled";
    };
   };

   sai3: sai@402b0000 {
    compatible = "st,stm32mp25-sai";
    reg = <0x402b0000 0x4>, <0x402ba3f0 0x10>;
    ranges = <0 0x402b0000 0x400>;
    #address-cells = <1>;
    #size-cells = <1>;
    clocks = <&rcc 181>;
    clock-names = "pclk";
    interrupts = <0 192 4>;
    resets = <&rcc 52>;
    access-controllers = <&rifsc 51>;
    status = "disabled";

    sai3a: audio-controller@402b0004 {
     compatible = "st,stm32-sai-sub-a";
     reg = <0x4 0x20>;
     #sound-dai-cells = <0>;
     clocks = <&rcc 285>;
     clock-names = "sai_ck";
     dmas = <&hpdma 77 0x43 0x21>;
     dma-names = "tx";
     power-domains = <&d1_pd>;
     status = "disabled";
    };

    sai3b: audio-controller@502b0024 {
     compatible = "st,stm32-sai-sub-b";
     reg = <0x24 0x20>;
     #sound-dai-cells = <0>;
     clocks = <&rcc 285>;
     clock-names = "sai_ck";
     dmas = <&hpdma 78 0x43 0x12>;
     dma-names = "rx";
     power-domains = <&d1_pd>;
     status = "disabled";
    };
   };

   uart9: serial@402c0000 {
    compatible = "st,stm32h7-uart";
    reg = <0x402c0000 0x400>;
    interrupts-extended = <&exti1 34 4>;
    clocks = <&rcc 281>;
    dmas = <&hpdma 25 0x20 0x10012>,
           <&hpdma 26 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 39>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   timers20: timer@40320000 {
    compatible = "st,stm32mp25-timers";
    reg = <0x40320000 0x400>;
    interrupts = <0 101 4>,
          <0 102 4>,
          <0 103 4>,
          <0 104 4>;
    interrupt-names = "brk", "up", "trg-com", "cc";
    clocks = <&rcc 235>;
    clock-names = "int";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 16>;
    power-domains = <&d1_pd>;
    status = "disabled";

    pwm {
     compatible = "st,stm32mp25-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@19 {
     compatible = "st,stm32mp25-timer-trigger";
     reg = <19>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32mp25-timer-counter";
     status = "disabled";
    };
   };

   usart1: serial@40330000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40330000 0x400>;
    interrupts-extended = <&exti1 26 4>;
    clocks = <&rcc 277>;
    dmas = <&hpdma 9 0x20 0x10012>,
           <&hpdma 10 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 31>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   sai4: sai@40340000 {
    compatible = "st,stm32mp25-sai";
    reg = <0x40340000 0x4>, <0x4034a3f0 0x10>;
    ranges = <0 0x40340000 0x400>;
    #address-cells = <1>;
    #size-cells = <1>;
    clocks = <&rcc 182>;
    clock-names = "pclk";
    interrupts = <0 223 4>;
    resets = <&rcc 53>;
    access-controllers = <&rifsc 52>;
    status = "disabled";

    sai4a: audio-controller@40340004 {
     compatible = "st,stm32-sai-sub-a";
     reg = <0x4 0x20>;
     #sound-dai-cells = <0>;
     clocks = <&rcc 286>;
     clock-names = "sai_ck";
     dmas = <&hpdma 79 0x63 0x21>;
     dma-names = "tx";
     power-domains = <&d1_pd>;
     status = "disabled";
    };

    sai4b: audio-controller@40340024 {
     compatible = "st,stm32-sai-sub-b";
     reg = <0x24 0x20>;
     #sound-dai-cells = <0>;
     clocks = <&rcc 286>;
     clock-names = "sai_ck";
     dmas = <&hpdma 80 0x43 0x12>;
     dma-names = "rx";
     power-domains = <&d1_pd>;
     status = "disabled";
    };
   };

   spi6: spi@40350000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32mp25-spi";
    reg = <0x40350000 0x400>;
    interrupts = <0 154 4>;
    clocks = <&rcc 275>;
    resets = <&rcc 27>;
    dmas = <&hpdma 59 0x20 0x00003012>,
           <&hpdma 60 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 27>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   spi7: spi@40360000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32mp25-spi";
    reg = <0x40360000 0x400>;
    interrupts = <0 155 4>;
    clocks = <&rcc 276>;
    resets = <&rcc 28>;
    dmas = <&hpdma 61 0x20 0x00003012>,
           <&hpdma 62 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 28>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   uart7: serial@40370000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40370000 0x400>;
    interrupts-extended = <&exti1 32 4>;
    clocks = <&rcc 279>;
    dmas = <&hpdma 21 0x20 0x10012>,
           <&hpdma 22 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 37>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   uart8: serial@40380000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40380000 0x400>;
    interrupts-extended = <&exti1 33 4>;
    clocks = <&rcc 280>;
    dmas = <&hpdma 23 0x20 0x10012>,
           <&hpdma 24 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 38>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
   };

   dcmi: dcmi@404a0000 {
    compatible = "st,stm32-dcmi";
    reg = <0x404a0000 0x400>;
    interrupts = <0 141 4>;
    resets = <&rcc 81>;
    clocks = <&rcc 104>;
    clock-names = "mclk";
    dmas = <&hpdma 137 0x60 0x00003012>;
    dma-names = "tx";
    access-controllers = <&rifsc 88>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   crc: crc@404c0000 {
    compatible = "st,stm32f7-crc";
    reg = <0x404c0000 0x400>;
    clocks = <&rcc 105>;
    access-controllers = <&rifsc 109>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   adc_12: adc@404e0000 {
    compatible = "st,stm32mp25-adc-core";
    reg = <0x404e0000 0x400>;
    interrupts = <0 87 4>,
     <0 88 4>;
    clocks = <&rcc 308>;
    clock-names = "adc";
    interrupt-controller;
    #interrupt-cells = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 58>;
    power-domains = <&d1_pd>;
    status = "disabled";

    adc1: adc@0 {
     compatible = "st,stm32mp25-adc";
     reg = <0x0>;
     interrupt-parent = <&adc_12>;
     interrupts = <0>;
     dmas = <&hpdma 81 0x20 0x12>;
     dma-names = "rx";
     #io-channel-cells = <1>;
     #address-cells = <1>;
     #size-cells = <0>;
     nvmem-cells = <&vrefint>;
     nvmem-cell-names = "vrefint";
     st,adc-trigger-sel = <0>;
     status = "disabled";
     channel@14 {
      reg = <14>;
      label = "vrefint";
     };
    };

    adc2: adc@100 {
     compatible = "st,stm32mp25-adc";
     reg = <0x100>;
     interrupt-parent = <&adc_12>;
     interrupts = <1>;
     dmas = <&hpdma 82 0x20 0x12>;
     dma-names = "rx";
     #io-channel-cells = <1>;
     #address-cells = <1>;
     #size-cells = <0>;
     nvmem-cells = <&vrefint>;
     nvmem-cell-names = "vrefint";
     st,adc-trigger-sel = <0>;
     status = "disabled";
     channel@14 {
      reg = <14>;
      label = "vrefint";
     };
     channel@15 {
      reg = <15>;
      label = "vddcore";
     };
     channel@17 {
      reg = <17>;
      label = "vddcpu";
     };
     channel@18 {
      reg = <18>;
      label = "vddgpu";
     };
    };
   };

   mdf1: mdf@404d0000 {
    compatible = "st,stm32mp25-mdf";
    ranges = <0 0x404d0000 0x1000>;
    reg = <0x404d0000 0x8>, <0x404d0ff0 0x10>;
    #address-cells = <1>;
    #size-cells = <1>;
    clocks = <&rcc 282>;
    clock-names = "ker_ck";
    clock-ranges;
    resets = <&rcc 54>;
    reset-names = "mdf";
    access-controllers = <&rifsc 54>;
    power-domains = <&d1_pd>;
    status = "disabled";

    sitf0: sitf@80 {
     compatible = "st,stm32mp25-sitf-mdf";
     reg = <0x80 0x4>;
     status = "disabled";
    };

    sitf1: sitf@100 {
     compatible = "st,stm32mp25-sitf-mdf";
     reg = <0x100 0x4>;
     status = "disabled";
    };

    sitf2: sitf@180 {
     compatible = "st,stm32mp25-sitf-mdf";
     reg = <0x180 0x4>;
     status = "disabled";
    };

    sitf3: sitf@200 {
     compatible = "st,stm32mp25-sitf-mdf";
     reg = <0x200 0x4>;
     status = "disabled";
    };

    sitf4: sitf@280 {
     compatible = "st,stm32mp25-sitf-mdf";
     reg = <0x280 0x4>;
     status = "disabled";
    };

    sitf5: sitf@300 {
     compatible = "st,stm32mp25-sitf-mdf";
     reg = <0x300 0x4>;
     status = "disabled";
    };

    sitf6: sitf@380 {
     compatible = "st,stm32mp25-sitf-mdf";
     reg = <0x380 0x4>;
     status = "disabled";
    };

    sitf7: sitf@400 {
     compatible = "st,stm32mp25-sitf-mdf";
     reg = <0x400 0x4>;
     status = "disabled";
    };

    filter0: filter@84 {
     compatible = "st,stm32mp25-mdf-dmic";
     reg = <0x84 0x70>;
     #io-channel-cells = <1>;
     interrupts = <0 184 4>;
     dmas = <&hpdma 63 0x63 0x12>;
     dma-names = "rx";
     status = "disabled";
    };

    filter1: filter@104 {
     compatible = "st,stm32mp25-mdf-dmic";
     reg = <0x104 0x70>;
     #io-channel-cells = <1>;
     interrupts = <0 185 4>;
     dmas = <&hpdma 64 0x63 0x12>;
     dma-names = "rx";
     status = "disabled";
    };

    filter2: filter@184 {
     compatible = "st,stm32mp25-mdf-dmic";
     reg = <0x184 0x70>;
     #io-channel-cells = <1>;
     interrupts = <0 186 4>;
     dmas = <&hpdma 65 0x63 0x12>;
     dma-names = "rx";
     status = "disabled";
    };

    filter3: filter@204 {
     compatible = "st,stm32mp25-mdf-dmic";
     reg = <0x204 0x70>;
     #io-channel-cells = <1>;
     interrupts = <0 187 4>;
     dmas = <&hpdma 66 0x63 0x12>;
     dma-names = "rx";
     status = "disabled";
    };

    filter4: filter@284 {
     compatible = "st,stm32mp25-mdf-dmic";
     reg = <0x284 0x70>;
     #io-channel-cells = <1>;
     interrupts = <0 188 4>;
     dmas = <&hpdma 67 0x43 0x12>;
     dma-names = "rx";
     status = "disabled";
    };

    filter5: filter@304 {
     compatible = "st,stm32mp25-mdf-dmic";
     reg = <0x304 0x70>;
     #io-channel-cells = <1>;
     interrupts = <0 189 4>;
     dmas = <&hpdma 68 0x43 0x12>;
     dma-names = "rx";
     status = "disabled";
    };

    filter6: filter@384 {
     compatible = "st,stm32mp25-mdf-dmic";
     reg = <0x384 0x70>;
     #io-channel-cells = <1>;
     interrupts = <0 190 4>;
     dmas = <&hpdma 69 0x43 0x12>;
     dma-names = "rx";
     status = "disabled";
    };

    filter7: filter@404 {
     compatible = "st,stm32mp25-mdf-dmic";
     reg = <0x404 0x70>;
     #io-channel-cells = <1>;
     interrupts = <0 191 4>;
     dmas = <&hpdma 70 0x43 0x12>;
     dma-names = "rx";
     status = "disabled";
    };
   };

   adc_3: adc@404f0000 {
    compatible = "st,stm32mp25-adc-core";
    reg = <0x404f0000 0x400>;
    interrupts = <0 89 4>;
    clocks = <&rcc 309>;
    clock-names = "adc";
    interrupt-controller;
    #interrupt-cells = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 59>;
    power-domains = <&d1_pd>;
    status = "disabled";

    adc3: adc@0 {
     compatible = "st,stm32mp25-adc";
     reg = <0x0>;
     interrupt-parent = <&adc_3>;
     interrupts = <0>;
     dmas = <&hpdma 83 0x20 0x12>;
     dma-names = "rx";
     #io-channel-cells = <1>;
     #address-cells = <1>;
     #size-cells = <0>;
     nvmem-cells = <&vrefint>;
     nvmem-cell-names = "vrefint";
     st,adc-trigger-sel = <1>;
     status = "disabled";
     channel@14 {
      reg = <14>;
      label = "vrefint";
     };
     channel@15 {
      reg = <15>;
      label = "vddcore";
     };
     channel@17 {
      reg = <17>;
      label = "vddcpu";
     };
     channel@18 {
      reg = <18>;
      label = "vddgpu";
     };
    };
   };

   hash: hash@42010000 {
    compatible = "st,stm32mp13-hash";
    reg = <0x42010000 0x400>;
    interrupts = <0 145 4>;
    clocks = <&rcc 109>;
    resets = <&rcc 100>;
    dmas = <&hpdma 6 0x40 0x3021>;
    dma-names = "in";
    access-controllers = <&rifsc 95>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   rng: rng@42020000 {
    compatible = "st,stm32mp25-rng";
    reg = <0x42020000 0x400>;
    clocks = <&clk_rcbsec>, <&rcc 110>;
    clock-names = "rng_clk", "rng_hclk";
    resets = <&rcc 97>;
    access-controllers = <&rifsc 92>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   iwdg1: watchdog@44010000 {
    compatible = "st,stm32mp1-iwdg";
    reg = <0x44010000 0x400>;
    interrupts = <0 2 4>;
    clocks = <&rcc 195>, <&scmi_clk 68>;
    clock-names = "pclk", "lsi";
    access-controllers = <&rifsc 98>;
    status = "disabled";
   };

   iwdg2: watchdog@44020000 {
    compatible = "st,stm32mp1-iwdg";
    reg = <0x44020000 0x400>;
    interrupts = <0 3 4>;
    clocks = <&rcc 196>, <&scmi_clk 68>;
    clock-names = "pclk", "lsi";
    access-controllers = <&rifsc 99>;
    status = "disabled";
   };

   spi8: spi@46020000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32mp25-spi";
    reg = <0x46020000 0x400>;
    interrupts = <0 156 4>;
    clocks = <&rcc 298>;
    resets = <&rcc 29>;
    dmas = <&hpdma 171 0x20 0x00003012>,
           <&hpdma 172 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 29>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   lpuart1: serial@46030000 {
    compatible = "st,stm32h7-uart";
    reg = <0x46030000 0x400>;
    interrupts-extended = <&exti2 26 4>;
    clocks = <&rcc 300>,
      <&rcc 371>;
    dmas = <&hpdma 166 0x20 0x10012>,
           <&hpdma 167 0x20 0x3021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 40>;
    wakeup-source;
    status = "disabled";
   };

   i2c8: i2c@46040000 {
    compatible = "st,stm32mp25-i2c";
    reg = <0x46040000 0x400>;
    interrupt-names = "event";
    interrupts = <0 212 4>;
    clocks = <&rcc 299>;
    resets = <&rcc 49>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&hpdma 168 0x20 0x00003012>,
           <&hpdma 169 0x20 0x00003021>;
    dma-names = "rx", "tx";
    access-controllers = <&rifsc 48>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   lptimer3: timer@46050000 {
    compatible = "st,stm32mp25-lptimer", "st,stm32-lptimer";
    reg = <0x46050000 0x400>;
    interrupts-extended = <&exti2 29 4>;
    clocks = <&rcc 301>;
    clock-names = "mux";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 19>;
    wakeup-source;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-lptimer-counter", "st,stm32-lptimer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm-lp", "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer {
     compatible = "st,stm32mp25-lptimer-timer", "st,stm32-lptimer-timer";
     status = "disabled";
    };

    trigger@2 {
     compatible = "st,stm32mp25-lptimer-trigger", "st,stm32-lptimer-trigger";
     reg = <2>;
     status = "disabled";
    };
   };

   lptimer4: timer@46060000 {
    compatible = "st,stm32mp25-lptimer", "st,stm32-lptimer";
    reg = <0x46060000 0x400>;
    interrupts-extended = <&exti2 30 4>;
    clocks = <&rcc 302>;
    clock-names = "mux";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 20>;
    wakeup-source;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-lptimer-counter", "st,stm32-lptimer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm-lp", "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer {
     compatible = "st,stm32mp25-lptimer-timer", "st,stm32-lptimer-timer";
     status = "disabled";
    };

    trigger@3 {
     compatible = "st,stm32mp25-lptimer-trigger", "st,stm32-lptimer-trigger";
     reg = <3>;
     status = "disabled";
    };
   };

   lptimer5: timer@46070000 {
    compatible = "st,stm32mp25-lptimer", "st,stm32-lptimer";
    reg = <0x46070000 0x400>;
    interrupts-extended = <&exti2 31 4>;
    clocks = <&rcc 303>;
    clock-names = "mux";
    #address-cells = <1>;
    #size-cells = <0>;
    access-controllers = <&rifsc 21>;
    wakeup-source;
    status = "disabled";

    counter {
     compatible = "st,stm32mp25-lptimer-counter", "st,stm32-lptimer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32mp25-pwm-lp", "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer {
     compatible = "st,stm32mp25-lptimer-timer", "st,stm32-lptimer-timer";
     status = "disabled";
    };

    trigger@4 {
     compatible = "st,stm32mp25-lptimer-trigger", "st,stm32-lptimer-trigger";
     reg = <4>;
     status = "disabled";
    };
   };

   i3c4: i3c@46080000 {
    #address-cells = <3>;
    #size-cells = <0>;
    compatible = "st,stm32-i3c";
    reg = <0x46080000 0x400>;
    interrupts = <0 213 4>;
    clocks = <&rcc 297>;
    resets = <&rcc 94>;
    access-controllers = <&rifsc 117>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   ltdc: display-controller@48010000 {
    compatible = "st,stm32mp25-ltdc";
    reg = <0x48010000 0x400>;
    st,syscon = <&syscfg>;
    interrupts = <0 158 4>,
     <0 159 4>;
    clocks = <&rcc 206>, <&rcc 339>;
    clock-names = "bus", "lcd";
    resets = <&rcc 76>;
    power-domains = <&d1_pd>;
    status = "disabled";
    access-controllers = <&rifsc 80>;
    access-controller-names = "cmn";

    l1l2 {
     access-controllers = <&rifsc 119>;
     access-controller-names = "l1l2";
    };
    l3 {
     access-controllers = <&rifsc 120>;
     access-controller-names = "l3";
    };
    rot {
     access-controllers = <&rifsc 121>;
     access-controller-names = "rot";
    };
   };

   csi: csi@48020000 {
    compatible = "st,stm32mp25-csi";
    reg = <0x48020000 0x2000>;
    interrupts = <0 142 4>;
    resets = <&rcc 79>;
    clocks = <&rcc 290>, <&rcc 291>,
      <&rcc 292>;
    clock-names = "pclk", "txesc", "csi2phy";
    access-controllers = <&rifsc 86>;
    status = "disabled";
   };

   dcmipp: dcmipp@48030000 {
    compatible = "st,stm32mp25-dcmipp";
    reg = <0x48030000 0x1000>;
    interrupts = <0 198 4>;
    resets = <&rcc 80>;
    clocks = <&rcc 208>, <&rcc 290>;
    clock-names = "kclk", "mclk";
    access-controllers = <&rifsc 87>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   combophy: phy@480c0000 {
    compatible = "st,stm32mp25-combophy";
    reg = <0x480c0000 0x1000>;
    #phy-cells = <1>;
    clocks = <&rcc 214>, <&rcc 295>;
    clock-names = "apb-clk", "ker-clk";
    resets = <&rcc 66>;
    reset-names = "phy-rst";
    st,syscfg = <&syscfg>;
    access-controllers = <&rifsc 67>;
    power-domains = <&d1_pd>;
    wakeup-source;
    interrupts-extended = <&exti1 45 2>;
    status = "disabled";
   };

   sdmmc1: mmc@48220000 {
    compatible = "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00353180>;
    reg = <0x48220000 0x400>, <0x44230400 0x8>;
    interrupts = <0 123 4>;
    clocks = <&rcc 313>;
    clock-names = "apb_pclk";
    resets = <&rcc 69>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    max-frequency = <166000000>;
    access-controllers = <&rifsc 76>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   sdmmc2: mmc@48230000 {
    compatible = "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00353180>;
    reg = <0x48230000 0x400>, <0x44230800 0x8>;
    interrupts = <0 197 4>;
    clocks = <&rcc 314>;
    clock-names = "apb_pclk";
    resets = <&rcc 71>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    max-frequency = <166000000>;
    access-controllers = <&rifsc 77>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   sdmmc3: mmc@48240000 {
    compatible = "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00353180>;
    reg = <0x48240000 0x400>, <0x44230c00 0x8>;
    interrupts = <0 214 4>;
    clocks = <&rcc 315>;
    clock-names = "apb_pclk";
    resets = <&rcc 73>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    max-frequency = <166000000>;
    access-controllers = <&rifsc 78>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   eth1: eth1@482c0000 {
    compatible = "st,stm32mp25-dwmac", "snps,dwmac-5.10a";
    reg = <0x482c0000 0x4000>;
    reg-names = "stmmaceth";
    interrupts-extended = <&intc 0 130 4>,
            <&exti1 68 4>;
    interrupt-names = "macirq",
        "eth_wake_irq";
    clock-names = "stmmaceth",
           "mac-clk-tx",
           "mac-clk-rx",
           "ptp_ref",
           "ethstp",
           "eth-ck";
    clocks = <&rcc 329>,
      <&rcc 328>,
      <&rcc 327>,
      <&rcc 318>,
      <&rcc 333>,
      <&rcc 316>;
    st,syscon = <&syscfg 0x3000 0xffffffff>;
    snps,mixed-burst;
    snps,pbl = <2>;
    snps,txqos = <7>;
    snps,rxqos = <7>;
    snps,axi-config = <&stmmac_axi_config_1>;
    snps,tso;
    access-controllers = <&rifsc 60>;
    power-domains = <&d1_pd>;
    wakeup-source;
    status = "disabled";
    snps,mtl-rx-config = <&mtl_rx_setup_1>;
    snps,mtl-tx-config = <&mtl_tx_setup_1>;

    stmmac_axi_config_1: stmmac-axi-config {
     snps,wr_osr_lmt = <0x7>;
     snps,rd_osr_lmt = <0x7>;
     snps,blen = <0 0 0 0 16 8 4>;
    };

    mtl_rx_setup_1: rx-queues-config {
     snps,rx-queues-to-use = <2>;
     queue0 {};
     queue1 {};
    };

    mtl_tx_setup_1: tx-queues-config {
     snps,tx-queues-to-use = <4>;
     queue0 {};
     queue1 {};
     queue2 {};
     queue3 {};
    };
   };

   usbh: usb@482e0000 {
    compatible = "st,stm32mp25-usbh";
    st,syscfg = <&syscfg 0x2420>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x482e0000 0x482e0000 0x20000>;
    access-controllers = <&rifsc 63>;
    power-domains = <&d1_pd>;
    wakeup-source;
    interrupts-extended = <&exti1 43 1>;
    status = "disabled";

    usbh_ohci: usb@482e0000 {
     compatible = "generic-ohci";
     reg = <0x482e0000 0x1000>;
     clocks = <&usb2_phy1>, <&rcc 250>;
     resets = <&rcc 62>;
     interrupts = <0 140 4>;
     phys = <&usb2_phy1>;
     phy-names = "usb";
     wakeup-source;
    };

    usbh_ehci: usb@482f0000 {
     compatible = "generic-ehci";
     reg = <0x482f0000 0x1000>;
     clocks = <&rcc 251>;
     resets = <&rcc 62>;
     interrupts = <0 139 4>;
     companion = <&usbh_ohci>;
     phys = <&usb2_phy1>;
     phy-names = "usb";
     wakeup-source;
    };
   };

   usb3dr: usb@48300000 {
    compatible = "st,stm32mp25-dwc3";
    st,syscfg = <&syscfg 0x4800>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x48300000 0x48300000 0x100000>;
    access-controllers = <&rifsc 66>;
    power-domains = <&d1_pd>;
    wakeup-source;
    interrupts-extended = <&exti1 44 1>;
    status = "disabled";

    dwc3: usb@48300000 {
     compatible = "snps,dwc3";
     reg = <0x48300000 0x100000>;
     interrupts = <0 228 4>;
     clock-names = "ref", "bus_early", "suspend";
     clocks = <&rcc 321>, <&rcc 252>,
       <&rcc 321>;
     resets = <&rcc 65>;
     phys = <&usb2_phy2>;
     phy-names = "usb2-phy";
     wakeup-source;
    };
   };

   pcie_ep: pcie-ep@48400000 {
    compatible = "st,stm32mp25-pcie-ep", "snps,dw-pcie-ep";
    num-lanes = <1>;
    reg = <0x48400000 0x100000>,
          <0x48500000 0x100000>,
          <0x48700000 0x80000>,
          <0x48780000 0x80000>,
          <0x10000000 0x8000000>;
    reg-names = "dbi", "dbi2", "atu", "dma", "addr_space";
    st,syscfg = <&syscfg>;
    clocks = <&rcc 94>;
    clock-names = "core";
    resets = <&rcc 103>;
    reset-names = "pcie";
    phys = <&combophy 2>;
    phy-names = "pcie-phy";
    access-controllers = <&rifsc 68>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };

   pcie_rc: pcie@48400000 {
    compatible = "st,stm32mp25-pcie-rc", "snps,dw-pcie";
    device_type = "pci";
    num-lanes = <1>;
    reg = <0x48400000 0x400000>,
          <0x10000000 0x10000>;
    reg-names = "dbi", "config";
    st,syscfg = <&syscfg>;
    #interrupt-cells = <1>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &intc 0 0 0 264 4>,
      <0 0 0 2 &intc 0 0 0 265 4>,
      <0 0 0 3 &intc 0 0 0 266 4>,
      <0 0 0 4 &intc 0 0 0 267 4>;
    interrupts = <0 232 4>,
          <0 238 4>;
    interrupt-names = "aer_msi", "pme_msi";
    #address-cells = <3>;
    #size-cells = <2>;
    ranges = <0x01000000 0 0x10010000 0x10010000 0 0x10000>,
      <0x02000000 0 0x10020000 0x10020000 0 0x7fe0000>,
      <0x42000000 0 0x18000000 0x18000000 0 0x8000000>;
    dma-ranges = <0x42000000 0x0 0x80000000 0x80000000 0x0 0x80000000>;
    bus-range = <0x00 0xff>;
    clocks = <&rcc 94>;
    clock-names = "core";
    resets = <&rcc 103>;
    reset-names = "pcie";
    phys = <&combophy 2>;
    phy-names = "pcie-phy";

    msi-parent = <&v2m0>;
    access-controllers = <&rifsc 68>;
    power-domains = <&d1_pd>;
    status = "disabled";
   };
  };

  risaf1: risaf@420a0000 {
   compatible = "st,stm32mp25-risaf";
   reg = <0x420a0000 0x1000>;
   clocks = <&rcc 108>;
   st,mem-map = <0x0 0x42000000 0x0 0x2000>;
  };

  risaf4: risaf@420d0000 {
   compatible = "st,stm32mp25-risaf-enc";
   reg = <0x420d0000 0x1000>;
   clocks = <&rcc 249>;
   st,mem-map = <0x0 0x80000000 0x1 0x00000000>;
  };

  risab1: risab@420f0000 {
   compatible = "st,stm32mp25-risab";
   reg = <0x420f0000 0x1000>;
   clocks = <&scmi_clk 64>;
   st,mem-map = <0xa000000 0x20000>;
   #access-controller-cells = <1>;
  };

  risab2: risab@42100000 {
   compatible = "st,stm32mp25-risab";
   reg = <0x42100000 0x1000>;
   clocks = <&scmi_clk 64>;
   st,mem-map = <0xa020000 0x20000>;
   #access-controller-cells = <1>;
  };

  risab3: risab@42110000 {
   compatible = "st,stm32mp25-risab";
   reg = <0x42110000 0x1000>;
   clocks = <&scmi_clk 64>;
   st,mem-map = <0xa040000 0x20000>;
   #access-controller-cells = <1>;
  };

  risab4: risab@42120000 {
   compatible = "st,stm32mp25-risab";
   reg = <0x42120000 0x1000>;
   clocks = <&scmi_clk 64>;
   st,mem-map = <0xa060000 0x20000>;
   #access-controller-cells = <1>;
  };

  risab5: risab@42130000 {
   compatible = "st,stm32mp25-risab";
   reg = <0x42130000 0x1000>;
   clocks = <&scmi_clk 64>;
   st,mem-map = <0xa080000 0x20000>;
   #access-controller-cells = <1>;
  };

  risab6: risab@42140000 {
   compatible = "st,stm32mp25-risab";
   reg = <0x42140000 0x1000>;
   clocks = <&scmi_clk 64>;
   st,mem-map = <0xa0a0000 0x20000>;
   #access-controller-cells = <1>;
   status = "disabled";
  };

  bsec: efuse@44000000 {
   compatible = "st,stm32mp25-bsec";
   reg = <0x44000000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   part_number_otp@24 {
    reg = <0x24 0x4>;
   };

   vrefint: vrefin-cal@1b8 {
    reg = <0x1b8 0x2>;
   };

   package_otp@1e8 {
    reg = <0x1e8 0x1>;
    bits = <0 3>;
   };
  };

  dts: thermal-sensor@44070000 {
   compatible = "moortec,mr75203";
   reg = <0x44070000 0x80>,
         <0x44070080 0x180>,
         <0x44070200 0x200>,
         <0x44070400 0xc00>;
   reg-names = "common", "ts", "pd", "vm";
   clocks = <&rcc 326>;
   resets = <&rcc 87>;
   #thermal-sensor-cells = <1>;
  };

  hdp: pinctrl@44090000 {
   compatible = "st,stm32mp-hdp";
   reg = <0x44090000 0x400>;
   clocks = <&rcc 203>;
   status = "disabled";
  };

  rcc: clock-controller@44200000 {
   compatible = "st,stm32mp25-rcc";
   reg = <0x44200000 0x10000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #access-controller-cells = <1>;
   clocks =
    <&scmi_clk 65>,
    <&scmi_clk 67>,
    <&scmi_clk 69>,
    <&scmi_clk 66>,
    <&scmi_clk 68>,
    <&scmi_clk 70>,
    <&scmi_clk 0>,
    <&scmi_clk 64>,
    <&scmi_clk 1>,
    <&scmi_clk 2>,
    <&scmi_clk 3>,
    <&scmi_clk 4>,
    <&scmi_clk 5>,
    <&scmi_clk 6>,
    <&scmi_clk 7>,
    <&scmi_clk 8>,
    <&scmi_clk 9>,
    <&scmi_clk 10>,
    <&scmi_clk 11>,
    <&scmi_clk 12>,
    <&scmi_clk 13>,
    <&scmi_clk 14>,
    <&scmi_clk 15>,
    <&scmi_clk 16>,
    <&scmi_clk 17>,
    <&scmi_clk 18>,
    <&scmi_clk 19>,
    <&scmi_clk 20>,
    <&scmi_clk 21>,
    <&scmi_clk 22>,
    <&scmi_clk 23>,
    <&scmi_clk 24>,
    <&scmi_clk 25>,
    <&scmi_clk 26>,
    <&scmi_clk 27>,
    <&scmi_clk 28>,
    <&scmi_clk 29>,
    <&scmi_clk 30>,
    <&scmi_clk 31>,
    <&scmi_clk 32>,
    <&scmi_clk 33>,
    <&scmi_clk 34>,
    <&scmi_clk 35>,
    <&scmi_clk 36>,
    <&scmi_clk 37>,
    <&scmi_clk 38>,
    <&scmi_clk 39>,
    <&scmi_clk 40>,
    <&scmi_clk 41>,
    <&scmi_clk 42>,
    <&scmi_clk 43>,
    <&scmi_clk 44>,
    <&scmi_clk 45>,
    <&scmi_clk 46>,
    <&scmi_clk 47>,
    <&scmi_clk 48>,
    <&scmi_clk 49>,
    <&scmi_clk 50>,
    <&scmi_clk 51>,
    <&scmi_clk 52>,
    <&scmi_clk 53>,
    <&scmi_clk 54>,
    <&scmi_clk 55>,
    <&scmi_clk 56>,
    <&scmi_clk 57>,
    <&scmi_clk 58>,
    <&scmi_clk 59>,
    <&scmi_clk 60>,
    <&scmi_clk 61>,
    <&scmi_clk 62>,
    <&scmi_clk 63>,
    <&scmi_clk 77>,
    <&scmi_clk 78>,
    <&scmi_clk 79>,
    <&scmi_clk 80>,
    <&scmi_clk 81>,
    <&scmi_clk 82>,
    <&scmi_clk 83>,
    <&scmi_clk 74>,
    <0>,
    <&scmi_clk 125>,
    <&scmi_clk 126>,
    <&scmi_clk 127>;
   access-controllers = <&rifsc 156>;
  };

  pwr: syscon@44210000 {
   compatible = "st,stm32mp25-pwr", "syscon";
   reg = <0x44210000 0x0400>;
  };

  exti1: interrupt-controller@44220000 {
   compatible = "st,stm32mp1-exti";
   interrupt-controller;
   #interrupt-cells = <2>;
   power-domains = <&ret_pd>;
   reg = <0x44220000 0x400>;
   interrupts-extended =
    <&intc 0 268 4>,
    <&intc 0 269 4>,
    <&intc 0 270 4>,
    <&intc 0 271 4>,
    <&intc 0 272 4>,
    <&intc 0 273 4>,
    <&intc 0 274 4>,
    <&intc 0 275 4>,
    <&intc 0 276 4>,
    <&intc 0 277 4>,
    <&intc 0 278 4>,
    <&intc 0 279 4>,
    <&intc 0 280 4>,
    <&intc 0 281 4>,
    <&intc 0 282 4>,
    <&intc 0 283 4>,
    <&intc 0 0 4>,
    <&intc 0 1 4>,
    <&intc 0 260 4>,
    <&intc 0 259 4>,
    <0>,
    <&intc 0 108 4>,
    <&intc 0 110 4>,
    <&intc 0 137 4>,
    <&intc 0 168 4>,
    <&intc 0 181 4>,
    <&intc 0 114 4>,
    <&intc 0 115 4>,
    <&intc 0 116 4>,
    <&intc 0 136 4>,
    <&intc 0 126 4>,
    <&intc 0 127 4>,
    <&intc 0 148 4>,
    <&intc 0 149 4>,
    <&intc 0 150 4>,
    <0>,
    <&intc 0 112 4>,
    <&intc 0 113 4>,
    <&intc 0 125 4>,
    <&intc 0 152 4>,
    <&intc 0 153 4>,
    <&intc 0 154 4>,
    <&intc 0 155 4>,
    <&intc 0 169 4>,
    <&intc 0 182 4>,
    <&intc 0 209 4>,
    <&intc 0 229 4>,
    <&intc 0 166 4>,
    <&intc 0 215 4>,
    <&intc 0 208 4>,
    <&intc 0 210 4>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <&intc 0 171 4>,
    <0>,
    <&intc 0 173 4>,
    <0>,
    <0>,
    <&intc 0 220 4>,
    <0>,
    <0>,
    <&intc 0 10 4>,
    <&intc 0 131 4>,
    <0>,
    <&intc 0 134 4>,
    <0>,
    <&intc 0 224 4>,
    <&intc 0 202 4>,
    <&intc 0 109 4>,
    <&intc 0 111 4>,
    <&intc 0 138 4>,
    <&intc 0 253 4>,
    <&intc 0 254 4>,
    <&intc 0 255 4>,
    <0>,
    <0>,
    <0>,
    <&intc 0 257 4>,
    <&intc 0 258 4>;
  };

  syscfg: syscon@44230000 {
   compatible = "st,stm32mp25-syscfg", "syscon";
   reg = <0x44230000 0x10000>;
   #clock-cells = <1>;
  };

  pinctrl: pinctrl@44240000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "st,stm32mp257-pinctrl";
   ranges = <0 0x44240000 0xa0400>;
   interrupt-parent = <&exti1>;
   interrupts-extended =
    <&exti1 0 0>, <&exti1 1 0>, <&exti1 2 0>, <&exti1 3 0>,
    <&exti1 4 0>, <&exti1 5 0>, <&exti1 6 0>, <&exti1 7 0>,
    <&exti1 8 0>, <&exti1 9 0>, <&exti1 10 0>, <&exti1 11 0>,
    <&exti1 12 0>, <&exti1 13 0>, <&exti1 14 0>, <&exti1 15 0>,
    <&exti2 0 0>, <&exti2 1 0>, <&exti2 2 0>, <&exti2 3 0>,
    <&exti2 4 0>, <&exti2 5 0>, <&exti2 6 0>, <&exti2 7 0>,
    <&exti2 8 0>, <&exti2 9 0>, <&exti2 10 0>, <&exti2 11 0>,
    <&exti2 12 0>, <&exti2 13 0>, <&exti2 14 0>, <&exti2 15 0>;

   gpioa: gpio@44240000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x0 0x400>;
    clocks = <&scmi_clk 89>;
    st,bank-name = "GPIOA";
    status = "disabled";
   };

   gpiob: gpio@44250000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x10000 0x400>;
    clocks = <&scmi_clk 90>;
    st,bank-name = "GPIOB";
    status = "disabled";
   };

   gpioc: gpio@44260000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x20000 0x400>;
    clocks = <&scmi_clk 91>;
    st,bank-name = "GPIOC";
    status = "disabled";
   };

   gpiod: gpio@44270000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x30000 0x400>;
    clocks = <&scmi_clk 92>;
    st,bank-name = "GPIOD";
    status = "disabled";
   };

   gpioe: gpio@44280000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x40000 0x400>;
    clocks = <&scmi_clk 93>;
    st,bank-name = "GPIOE";
    status = "disabled";
   };

   gpiof: gpio@44290000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x50000 0x400>;
    clocks = <&scmi_clk 94>;
    st,bank-name = "GPIOF";
    status = "disabled";
   };

   gpiog: gpio@442a0000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x60000 0x400>;
    clocks = <&scmi_clk 95>;
    st,bank-name = "GPIOG";
    status = "disabled";
   };

   gpioh: gpio@442b0000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x70000 0x400>;
    clocks = <&scmi_clk 96>;
    st,bank-name = "GPIOH";
    status = "disabled";
   };

   gpioi: gpio@442c0000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x80000 0x400>;
    clocks = <&scmi_clk 97>;
    st,bank-name = "GPIOI";
    status = "disabled";
   };

   gpioj: gpio@442d0000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x90000 0x400>;
    clocks = <&scmi_clk 98>;
    st,bank-name = "GPIOJ";
    status = "disabled";
   };

   gpiok: gpio@442e0000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0xa0000 0x400>;
    clocks = <&scmi_clk 99>;
    st,bank-name = "GPIOK";
    status = "disabled";
   };
  };

  rtc: rtc@46000000 {
   compatible = "st,stm32mp25-rtc";
   reg = <0x46000000 0x400>;
   clocks = <&scmi_clk 75>,
     <&scmi_clk 76>;
   clock-names = "pclk", "rtc_ck";
   interrupts-extended = <&exti2 17 4>;
   status = "disabled";
  };

  tamp: tamp@46010000 {
   compatible = "st,stm32mp25-tamp", "syscon", "simple-mfd";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x46010000 0x400>;
   ranges;

   nvram: nvram@46010100 {
    compatible = "st,stm32mp25-tamp-nvram";
    reg = <0x46010100 0x200>;
    nvmem-layout {
     compatible = "fixed-layout";
     #address-cells = <1>;
     #size-cells = <1>;
     boot_mode: tamp-bkp@180 {
      reg = <0x180 0x4>;
     };
     rsc_tbl_addr: tamp-bkp@184 {
      reg = <0x184 0x4>;
     };
     rsc_tbl_size: tamp-bkp@188 {
      reg = <0x188 0x4>;
     };
    };
   };

   reboot_mode: reboot-mode {
    compatible = "nvmem-reboot-mode";
    nvmem-cells = <&boot_mode>;
    nvmem-cell-names = "reboot-mode";
    mode-normal = <0x00>;
    mode-fastboot = <0x01>;
    mode-recovery = <0x02>;
    mode-stm32cubeprogrammer = <0x03>;
    mode-ums_mmc0 = <0x10>;
    mode-ums_mmc1 = <0x11>;
    mode-ums_mmc2 = <0x12>;
    mode-romcode_serial = <0xff>;
   };
  };

  pinctrl_z: pinctrl@46200000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "st,stm32mp257-z-pinctrl";
   ranges = <0 0x46200000 0x400>;
   interrupt-parent = <&exti1>;
   interrupts-extended =
    <&exti1 0 0>, <&exti1 1 0>, <&exti1 2 0>, <&exti1 3 0>,
    <&exti1 4 0>, <&exti1 5 0>, <&exti1 6 0>, <&exti1 7 0>,
    <&exti1 8 0>, <&exti1 9 0>, <&exti1 10 0>, <&exti1 11 0>,
    <&exti1 12 0>, <&exti1 13 0>, <&exti1 14 0>, <&exti1 15 0>,
    <&exti2 0 0>, <&exti2 1 0>, <&exti2 2 0>, <&exti2 3 0>,
    <&exti2 4 0>, <&exti2 5 0>, <&exti2 6 0>, <&exti2 7 0>,
    <&exti2 8 0>, <&exti2 9 0>, <&exti2 10 0>, <&exti2 11 0>,
    <&exti2 12 0>, <&exti2 13 0>, <&exti2 14 0>, <&exti2 15 0>;

   gpioz: gpio@46200000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0 0x400>;
    clocks = <&scmi_clk 100>;
    st,bank-name = "GPIOZ";
    st,bank-ioport = <11>;
    status = "disabled";
   };
  };

  exti2: interrupt-controller@46230000 {
   compatible = "st,stm32mp1-exti";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x46230000 0x400>;
   interrupts-extended =
    <&intc 0 17 4>,
    <&intc 0 18 4>,
    <&intc 0 19 4>,
    <&intc 0 20 4>,
    <&intc 0 21 4>,
    <&intc 0 22 4>,
    <&intc 0 23 4>,
    <&intc 0 24 4>,
    <&intc 0 25 4>,
    <&intc 0 26 4>,
    <&intc 0 27 4>,
    <&intc 0 28 4>,
    <&intc 0 29 4>,
    <&intc 0 30 4>,
    <&intc 0 31 4>,
    <&intc 0 32 4>,
    <&intc 0 12 4>,
    <&intc 0 13 4>,
    <0>,
    <0>,
    <0>,
    <&intc 0 14 4>,
    <&intc 0 15 4>,
    <0>,
    <0>,
    <&intc 0 212 4>,
    <&intc 0 151 4>,
    <&intc 0 156 4>,
    <0>,
    <&intc 0 216 4>,
    <&intc 0 217 4>,
    <&intc 0 218 4>,
    <0>,
    <&intc 0 207 4>,
    <&intc 0 175 4>,
    <0>,
    <0>,
    <&intc 0 177 4>,
    <0>,
    <0>,
    <&intc 0 199 4>,
    <0>,
    <0>,
    <&intc 0 200 4>,
    <0>,
    <0>,
    <&intc 0 11 4>,
    <0>,
    <&intc 0 5 4>,
    <&intc 0 4 4>,
    <&intc 0 6 4>,
    <&intc 0 7 4>,
    <&intc 0 2 4>,
    <&intc 0 3 4>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <&intc 0 221 4>,
    <&intc 0 246 4>,
    <0>,
    <&intc 0 247 4>,
    <&intc 0 248 4>,
    <&intc 0 249 4>,
    <&intc 0 256 4>,
    <0>,
    <0>,
    <&intc 0 213 4>;
  };

  ipcc2: mailbox@46250000 {
   compatible = "st,stm32mp1-ipcc";
   #mbox-cells = <1>;
   reg = <0x46250000 0x400>;
   st,proc-id = <1>;
   interrupts-extended = <&exti2 34 0>,
           <&intc 0 176 4>;
   interrupt-names = "rx", "tx";
   clocks = <&scmi_clk 106>;
   wakeup-source;
   status = "disabled";
  };

  ddrperfm: perf@48041000 {
   compatible = "st,stm32mp25-ddr-pmu";
   reg = <0x48041000 0x400>;
   access-controllers = <&rcc 104>;
   status = "disabled";
  };

  fmc: memory-controller@48200000 {
   compatible = "st,stm32mp25-fmc2-ebi";
   reg = <0x48200000 0x400>;
   ranges = <0 0 0x70000000 0x04000000>,
     <1 0 0x74000000 0x04000000>,
     <2 0 0x78000000 0x04000000>,
     <3 0 0x7c000000 0x04000000>,
     <4 0 0x48810000 0x00001000>;
   #address-cells = <2>;
   #size-cells = <1>;
   clocks = <&scmi_clk 88>;
   resets = <&scmi_reset 4>;
   power-domains = <&d1_pd>;
   status = "disabled";

   nand-controller@4,0 {
    compatible = "st,stm32mp25-fmc2-nfc";
    reg = <4 0x0000 0x10>,
          <4 0x0090 0x10>,
          <4 0x00a0 0x10>,
          <4 0x0400 0x10>,
          <4 0x0490 0x10>,
          <4 0x04a0 0x10>,
          <4 0x0800 0x10>,
          <4 0x0890 0x10>,
          <4 0x08a0 0x10>,
          <4 0x0c00 0x10>,
          <4 0x0c90 0x10>,
          <4 0x0ca0 0x10>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 122 4>;
    dmas = <&hpdma 0 0x62 0x00003101>,
           <&hpdma 0 0x62 0x00003110>,
           <&hpdma 1 0x22 0x00003113>;
    dma-names = "tx", "rx", "ecc";
    status = "disabled";
   };
  };

  a35ss_syscfg: syscon@48802000 {
   compatible = "st,stm32mp25-a35ss-syscfg", "syscon";
   reg = <0x48802000 0xac>;
   status = "disabled";
  };

  cs_funnel: funnel@4a020000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x4a020000 0x1000>;
   clocks = <&scmi_clk 120>;
   clock-names = "apb_pclk";
   status = "disabled";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     funnel_in_port0: endpoint {
      remote-endpoint = <&etm0_out_port>;
     };
    };

    port@2 {
     reg = <2>;
     funnel_in_port2: endpoint {
      remote-endpoint = <&stm_out_port>;
     };
    };
   };

   out-ports {
    port {
     funnel_out_port: endpoint {
      remote-endpoint = <&etf_in_port>;
     };
    };
   };
  };

  cs_etf: etf@4a030000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x4a030000 0x1000>;
   clocks = <&scmi_clk 120>;
   clock-names = "apb_pclk";
   status = "disabled";

   in-ports {
    port {
     etf_in_port: endpoint {
      remote-endpoint = <&funnel_out_port>;
     };
    };
   };

   out-ports {
    port {
     etf_out_port: endpoint {
      remote-endpoint = <&replicator_in_port>;
     };
    };
   };
  };

  cs_etr: etr@4a040000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x4a040000 0x1000>;
   clocks = <&scmi_clk 87>, <&scmi_clk 124>;
   clock-names = "apb_pclk", "atclk";
   arm,max-burst-size = <3>;
   arm,scatter-gather;
   status = "disabled";

   in-ports {
    port {
     etr_in_port: endpoint {
      remote-endpoint = <&replicator_out_port0>;
     };
    };
   };
  };

  cs_tpiu: tpiu@4a050000 {
   compatible = "arm,coresight-tpiu", "arm,primecell";
   reg = <0x4a050000 0x1000>;
   clocks = <&scmi_clk 119>, <&scmi_clk 118>;
   clock-names = "apb_pclk", "atclk";
   status = "disabled";

   in-ports {
    port {
     tpiu_in_port: endpoint {
      remote-endpoint = <&replicator_out_port1>;
     };
    };
   };
  };

  cs_stm: stm@4a080000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0x4a080000 0x1000>,
         <0x4a800000 0x400000>;
   reg-names = "stm-base", "stm-stimulus-base";
   clocks = <&scmi_clk 122>, <&scmi_clk 123>;
   clock-names = "apb_pclk", "atclk";
   status = "disabled";

   out-ports {
    port {
     stm_out_port: endpoint {
      remote-endpoint = <&funnel_in_port2>;
     };
    };
   };
  };

  cs_cti0: cti@4a090000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x4a090000 0x1000>;
   clocks = <&scmi_clk 119>;
   clock-names = "apb_pclk";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   trig-conns@0 {
    reg = <0>;
    arm,trig-in-sigs = <0 1>;
    arm,trig-in-types = <12
           13>;
    arm,trig-out-sigs = <0 1>;
    arm,trig-out-types = <15
            16>;
    arm,cs-dev-assoc = <&cs_etr>;
   };

   trig-conns@1 {
    reg = <1>;
    arm,trig-in-sigs = <2 3>;
    arm,trig-in-types = <12
           13>;
    arm,trig-out-sigs = <2 3>;
    arm,trig-out-types = <15
            16>;
    arm,cs-dev-assoc = <&cs_etf>;
   };

   trig-conns@2 {
    reg = <2>;
    arm,trig-out-sigs = <4 5>;
    arm,trig-out-types = <15
            16>;
    arm,cs-dev-assoc = <&cs_tpiu>;
   };

   trig-conns@3 {
    reg = <3>;
    arm,trig-in-sigs = <4 5 6 7>;
    arm,trig-in-types = <18
           19
           20
           17>;
    arm,cs-dev-assoc = <&cs_stm>;
   };
  };

  cs_cti1: cti@4a0a0000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x4a0a0000 0x1000>;
   clocks = <&scmi_clk 119>;
   clock-names = "apb_pclk";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   trig-conns@0 {
    reg = <0>;
    arm,trig-in-sigs = <0>;
    arm,trig-in-types = <0>;
    arm,trig-out-sigs = <0>;
    arm,trig-out-types = <0>;
    arm,trig-conn-name = "dbtrgio";
   };

   trig-conns@1 {
    reg = <1>;
    arm,trig-out-sigs = <1 2>;
    arm,trig-out-types = <21
            21>;
    arm,cs-dev-assoc = <&cs_stm>;
   };
  };

  cs_cpu_debug0: cpu-debug@4a210000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x4a210000 0x1000>;
   clocks = <&scmi_clk 119>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  cs_cti_cpu0: cti@4a220000 {
   compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
         "arm,primecell";
   reg = <0x4a220000 0x1000>;
   clocks = <&scmi_clk 119>;
   clock-names = "apb_pclk";
   cpu = <&cpu0>;
   arm,cs-dev-assoc = <&cs_etm0>;
   status = "disabled";
  };

  cs_etm0: etm@4a240000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x4a240000 0x1000>;
   clocks = <&scmi_clk 119>, <&scmi_clk 120>;
   clock-names = "apb_pclk", "atclk";
   cpu = <&cpu0>;
   status = "disabled";

   out-ports {
    port {
     etm0_out_port: endpoint {
      remote-endpoint = <&funnel_in_port0>;
     };
    };
   };
  };
 };

 mlahb: ahb@1 {
  compatible = "st,mlahb", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0xfffffffc>;
  dma-ranges = <0x0 0x0 0x0 0xfffffffc>;

  m33_rproc: m33@0 {
   compatible = "st,stm32mp2-m33";
   reg = <0 0>;
   resets = <&scmi_reset 1>,
     <&scmi_reset 3>;
   reset-names = "mcu_rst", "hold_boot";
   st,syscfg-cm-state = <&pwr 0x204 0x0000000c>;
   interrupt-parent = <&intc>;
   interrupts = <0 4 4>;
   nvmem-cells = <&rsc_tbl_addr>, <&rsc_tbl_size>;
   nvmem-cell-names = "rsc-tbl-addr", "rsc-tbl-size";
   power-domains = <&cluster_pd>, <&ret_pd>;
   power-domain-names = "default", "sleep";

   status = "disabled";
  };
 };

 ahbsr: ahb@2 {
  compatible = "st,mlahb", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0xfffffffc>;
  dma-ranges = <0x0 0x0 0x0 0xfffffffc>;

  m0_rproc: m0@0 {
   compatible = "st,stm32mp2-m0";
   reg = <0 0>;
   mboxes = <&ipcc2 2>;
   mbox-names = "shutdown";
   clocks = <&rcc 349>;
   resets = <&rcc 135>;
   reset-names = "mcu_rst";
   interrupt-parent = <&intc>;
   interrupts = <0 7 4>;

   status = "disabled";
  };
 };

};
# 7 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp253.dtsi" 2

/ {
 cpus {
  cpu1: cpu@1 {
   compatible = "arm,cortex-a35";
   device_type = "cpu";
   reg = <1>;
   enable-method = "psci";
   clocks = <&scmi_perf 0>;
   clock-names = "cpu";
   power-domains = <&cpu1_pd>;
   power-domain-names = "psci";
  };
 };

 arm-pmu {
  interrupts = <0 368 4>,
        <0 369 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>;
 };

 psci {
  cpu1_pd: power-domain-cpu1 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CPU_PWRDN>;
   power-domains = <&cluster_pd>;
  };
 };

 timer {
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (2)) - 1) << 8) | 8)>;
 };

 soc@0 {
  cs_cpu_debug1: cpu-debug@4a310000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x4a310000 0x1000>;
   clocks = <&scmi_clk 119>;
   clock-names = "apb_pclk";
   cpu = <&cpu1>;
   status = "disabled";
  };

  cs_cti_cpu1: cti@4a320000 {
   compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
         "arm,primecell";
   reg = <0x4a320000 0x1000>;
   clocks = <&scmi_clk 119>;
   clock-names = "apb_pclk";
   cpu = <&cpu1>;
   arm,cs-dev-assoc = <&cs_etm1>;
   status = "disabled";
  };

  cs_etm1: etm@4a340000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x4a340000 0x1000>;
   clocks = <&scmi_clk 119>, <&scmi_clk 120>;
   clock-names = "apb_pclk", "atclk";
   cpu = <&cpu1>;
   status = "disabled";

   out-ports {
    port {
     etm1_out_port: endpoint {
      remote-endpoint = <&funnel_in_port1>;
     };
    };
   };
  };
 };
};

&cs_funnel {
 in-ports {
  port@1 {
   reg = <1>;
   funnel_in_port1: endpoint {
    remote-endpoint = <&etm1_out_port>;
   };
  };
 };
};

&intc {
 interrupts = <1 9 ((((1 << (2)) - 1) << 8) | 8)>;
};

&optee {
 interrupts = <1 15 ((((1 << (2)) - 1) << 8) | 8)>;
};

&rifsc {
 m_can1: can@402d0000 {
  compatible = "bosch,m_can";
  reg = <0x402d0000 0x400>, <0x40310000 0xd50>;
  reg-names = "m_can", "message_ram";
  interrupts = <0 91 4>,
        <0 94 4>;
  interrupt-names = "int0", "int1";
  clocks = <&rcc 188>, <&rcc 287>;
  clock-names = "hclk", "cclk";
  bosch,mram-cfg = <0x0 0 0 32 0 0 2 2>;
  access-controllers = <&rifsc 56>;
  power-domains = <&d1_pd>;
  status = "disabled";
 };

 m_can2: can@402e0000 {
  compatible = "bosch,m_can";
  reg = <0x402e0000 0x400>, <0x40310000 0x1aa0>;
  reg-names = "m_can", "message_ram";
  interrupts = <0 92 4>,
        <0 95 4>;
  interrupt-names = "int0", "int1";
  clocks = <&rcc 188>, <&rcc 287>;
  clock-names = "hclk", "cclk";
  bosch,mram-cfg = <0xd50 0 0 32 0 0 2 2>;
  access-controllers = <&rifsc 56>;
  power-domains = <&d1_pd>;
  status = "disabled";
 };

 m_can3: can@402f0000 {
  compatible = "bosch,m_can";
  reg = <0x402f0000 0x400>, <0x40310000 0x2800>;
  reg-names = "m_can", "message_ram";
  interrupts = <0 93 4>,
        <0 96 4>;
  interrupt-names = "int0", "int1";
  clocks = <&rcc 188>, <&rcc 287>;
  clock-names = "hclk", "cclk";
  bosch,mram-cfg = <0x1aa0 0 0 32 0 0 2 2>;
  access-controllers = <&rifsc 56>;
  power-domains = <&d1_pd>;
  status = "disabled";
 };

 eth2: eth2@482d0000 {
  compatible = "st,stm32mp25-dwmac", "snps,dwmac-5.10a";
  reg = <0x482d0000 0x4000>;
  reg-names = "stmmaceth";
  interrupts-extended = <&intc 0 133 4>,
          <&exti1 70 4>;
  interrupt-names = "macirq",
      "eth_wake_irq";
  clock-names = "stmmaceth",
         "mac-clk-tx",
         "mac-clk-rx",
         "ptp_ref",
         "ethstp",
         "eth-ck";
  clocks = <&rcc 332>,
    <&rcc 331>,
    <&rcc 330>,
    <&rcc 319>,
    <&rcc 334>,
    <&rcc 317>;
  st,syscon = <&syscfg 0x3400 0xffffffff>;
  snps,mixed-burst;
  snps,pbl = <2>;
  snps,txqos = <7>;
  snps,rxqos = <7>;
  snps,axi-config = <&stmmac_axi_config_2>;
  snps,tso;
  access-controllers = <&rifsc 61>;
  power-domains = <&d1_pd>;
  wakeup-source;
  status = "disabled";
  snps,mtl-rx-config = <&mtl_rx_setup_2>;
  snps,mtl-tx-config = <&mtl_tx_setup_2>;

  stmmac_axi_config_2: stmmac-axi-config {
   snps,wr_osr_lmt = <0x7>;
   snps,rd_osr_lmt = <0x7>;
   snps,blen = <0 0 0 0 16 8 4>;
  };

  mtl_rx_setup_2: rx-queues-config {
   snps,rx-queues-to-use = <2>;
   queue0 {};
   queue1 {};
  };

  mtl_tx_setup_2: tx-queues-config {
   snps,tx-queues-to-use = <4>;
   queue0 {};
   queue1 {};
   queue2 {};
   queue3 {};
  };
 };
};
# 8 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp255.dtsi" 2

/ {
 thermal-zones {
  cpu-thermal {
   trips {
    gpu_alert: gpu-alert {
     temperature = <110000>;
     hysteresis = <10000>;
     type = "passive";
    };
   };

   cooling-maps {
    map1 {
     trip = <&gpu_alert>;
     cooling-device = <&gpu 1 6>;
    };
   };
  };
 };
};

&ltdc {
 clocks = <&rcc 206>, <&rcc 339>, <&syscfg 0>, <&lvds 0>;
 clock-names = "bus", "ref", "lcd", "lvds";
};

&rcc {
 clocks =
  <&scmi_clk 65>,
  <&scmi_clk 67>,
  <&scmi_clk 69>,
  <&scmi_clk 66>,
  <&scmi_clk 68>,
  <&scmi_clk 70>,
  <&scmi_clk 0>,
  <&scmi_clk 64>,
  <&scmi_clk 1>,
  <&scmi_clk 2>,
  <&scmi_clk 3>,
  <&scmi_clk 4>,
  <&scmi_clk 5>,
  <&scmi_clk 6>,
  <&scmi_clk 7>,
  <&scmi_clk 8>,
  <&scmi_clk 9>,
  <&scmi_clk 10>,
  <&scmi_clk 11>,
  <&scmi_clk 12>,
  <&scmi_clk 13>,
  <&scmi_clk 14>,
  <&scmi_clk 15>,
  <&scmi_clk 16>,
  <&scmi_clk 17>,
  <&scmi_clk 18>,
  <&scmi_clk 19>,
  <&scmi_clk 20>,
  <&scmi_clk 21>,
  <&scmi_clk 22>,
  <&scmi_clk 23>,
  <&scmi_clk 24>,
  <&scmi_clk 25>,
  <&scmi_clk 26>,
  <&scmi_clk 27>,
  <&scmi_clk 28>,
  <&scmi_clk 29>,
  <&scmi_clk 30>,
  <&scmi_clk 31>,
  <&scmi_clk 32>,
  <&scmi_clk 33>,
  <&scmi_clk 34>,
  <&scmi_clk 35>,
  <&scmi_clk 36>,
  <&scmi_clk 37>,
  <&scmi_clk 38>,
  <&scmi_clk 39>,
  <&scmi_clk 40>,
  <&scmi_clk 41>,
  <&scmi_clk 42>,
  <&scmi_clk 43>,
  <&scmi_clk 44>,
  <&scmi_clk 45>,
  <&scmi_clk 46>,
  <&scmi_clk 47>,
  <&scmi_clk 48>,
  <&scmi_clk 49>,
  <&scmi_clk 50>,
  <&scmi_clk 51>,
  <&scmi_clk 52>,
  <&scmi_clk 53>,
  <&scmi_clk 54>,
  <&scmi_clk 55>,
  <&scmi_clk 56>,
  <&scmi_clk 57>,
  <&scmi_clk 58>,
  <&scmi_clk 59>,
  <&scmi_clk 60>,
  <&scmi_clk 61>,
  <&scmi_clk 62>,
  <&scmi_clk 63>,
  <&scmi_clk 77>,
  <&scmi_clk 78>,
  <&scmi_clk 79>,
  <&scmi_clk 80>,
  <&scmi_clk 81>,
  <&scmi_clk 82>,
  <&scmi_clk 83>,
  <&scmi_clk 74>,
  <&dsi>,
  <&scmi_clk 125>,
  <&scmi_clk 126>,
  <&scmi_clk 127>;
};

&rifsc {
 dsi: dsi@48000000 {
  compatible = "st,stm32mp25-dsi";
  reg = <0x48000000 0x800>;
  #clock-cells = <0>;
  clocks = <&rcc 205>, <&rcc 289>,
    <&rcc 339>;
  clock-names = "pclk", "ref", "px_clk";
  resets = <&rcc 77>;
  reset-names = "apb";
  access-controllers = <&rifsc 81>;
  power-domains = <&d1_pd>;
  status = "disabled";
 };

 lvds: lvds@48060000 {
  #clock-cells = <0>;
  compatible = "st,stm32mp25-lvds";
  reg = <0x48060000 0x2000>;
  clocks = <&rcc 338>, <&rcc 293>, <&syscfg 0>;
  clock-names = "pclk", "ref", "pixclk";
  resets = <&rcc 78>;
  access-controllers = <&rifsc 84>;
  power-domains = <&d1_pd>;
  status = "disabled";
 };

 vdec: vdec@480d0000 {
  compatible = "st,stm32mp25-vdec";
  reg = <0x480d0000 0x3c8>;
  resets = <&rcc 82>;
  interrupts = <0 117 4>;
  clocks = <&rcc 216>;
  access-controllers = <&rifsc 89>;
  power-domains = <&d1_pd>;
 };

 venc: venc@480e0000 {
  compatible = "st,stm32mp25-venc";
  reg = <0x480e0000 0x800>;
  resets = <&rcc 83>;
  interrupts = <0 167 4>;
  clocks = <&rcc 217>;
  access-controllers = <&rifsc 90>;
  power-domains = <&d1_pd>;
 };

 gpu: gpu@48280000 {
  compatible = "vivante,gc";
  reg = <0x48280000 0x800>;
  interrupts = <0 183 4>;
  resets = <&rcc 75>;
  clock-names = "bus", "core";
  clocks = <&rcc 91>, <&rcc 340>;
  power-domains = <&scmi_devpd 0>, <&d1_pd>;
  access-controllers = <&rifsc 79>;
  status = "disabled";

  throttle,max_state = <6>;
  #cooling-cells = <2>;
 };
};
# 7 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp257.dtsi" 2

&rifsc {
 switch0: ttt-sw@4c000000 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "st,stm32-deip";
  clock-names = "ethsw-bus-clk", "ethsw-clk",
         "ethswacmcfg-bus-clk", "ethswacmmsg-bus-clk";
  clocks = <&rcc 97>,
    <&rcc 322>,
    <&rcc 341>,
    <&rcc 342>;
  st,syscon = <&syscfg 0x3800>;
  ranges = <0x4c000000 0x4c000000 0x2000000>,
    <0x4b000000 0x4b000000 0xc0000>;
  access-controllers = <&rifsc 70>;
  power-domains = <&d1_pd>;
  status = "disabled";

  deip_sw0: deip-sw@4c000000 {
   compatible = "ttt,deip-sw";
   reg = <0x4c000000 0x2000000>;
   interrupts = <0 250 4>;
  };

  acm@4b000000 {
   compatible = "ttt,acm-4.0";
   reg = <0x4b000000 0x00400>,
         <0x4b010000 0x10000>,
         <0x4b030000 0x10000>,
         <0x4b050000 0x10000>,
         <0x4b060000 0x20000>,
         <0x4b080000 0x40000>;
   reg-names = "CommonRegister",
        "Bypass1",
        "Bypass0",
        "Redundancy",
        "Scheduler",
        "Messagebuffer";
   buffers = <32>;
   ptp_worker = <&deip_sw0>;
  };
 };
};
# 15 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp25xf.dtsi" 1






&rifsc {
 cryp1: crypto@42030000 {
  compatible = "st,stm32mp1-cryp";
  reg = <0x42030000 0x1000>;
  interrupts = <0 144 4>;
  clocks = <&rcc 111>;
  resets = <&rcc 101>;
  dmas = <&hpdma 4 0x40 0x3021>,
         <&hpdma 5 0x43 0x3012>;
  dma-names = "in", "out";
  access-controllers = <&rifsc 96>;
  power-domains = <&d1_pd>;
  status = "disabled";
 };

 cryp2: crypto@42040000 {
  compatible = "st,stm32mp1-cryp";
  reg = <0x42040000 0x1000>;
  interrupts = <0 180 4>;
  clocks = <&rcc 112>;
  resets = <&rcc 102>;
  dmas = <&hpdma 140 0x40 0x3021>,
         <&hpdma 141 0x43 0x3012>;
  dma-names = "in", "out";
  access-controllers = <&rifsc 97>;
  power-domains = <&d1_pd>;
  status = "disabled";
 };
};
# 16 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
# 1 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/stm32mp257f-cargt-00395-00365v3-resmem.dtsi" 1
# 11 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/stm32mp257f-cargt-00395-00365v3-resmem.dtsi"
/ {
 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;




  tfa_bl31: tfa-bl31@a000000 {
   reg = <0x0 0xa000000 0x0 0x20000>;
   no-map;
  };

  hpdma1_lli: hpdma1-lli@a020000 {
   reg = <0x0 0xa020000 0x0 0xf0f0>;
   no-map;
  };

  hpdma2_lli: hpdma2-lli@a02f0f0 {
   reg = <0x0 0xa02f0f0 0x0 0xf0f0>;
   no-map;
  };

  hpdma3_lli: hpdma3-lli@a03e1e0 {
   reg = <0x0 0xa03e1e0 0x0 0x1e20>;
   no-map;
  };

  bsec_mirror: bsec-mirror@a040000 {
   reg = <0x0 0xa040000 0x0 0x1000>;
   no-map;
  };

  cm33_sram1: cm33-sram1@a041000 {
   reg = <0x0 0xa041000 0x0 0x1f000>;
   no-map;
  };

  cm33_sram2: cm33-sram2@a060000 {
   reg = <0x0 0xa060000 0x0 0x20000>;
   no-map;
  };

  cm33_retram: cm33-retram@a080000 {
   reg = <0x0 0xa080000 0x0 0x1f000>;
   no-map;
  };

  ddr_param: ddr-param@a09f000 {
   reg = <0x0 0xa09f000 0x0 0x1000>;
   no-map;
  };

  cm0_cube_fw: cm0-cube-fw@200C0000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x200C0000 0x0 0x4000>;
   no-map;
  };

  cm0_cube_data: cm0-cube-data@200C4000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x200C4000 0x0 0x2000>;
   no-map;
  };

  ipc_shmem_2: ipc-shmem-2@200C6000{
   compatible = "shared-dma-pool";
   reg = <0x0 0x200C6000 0x0 0x2000>;
   no-map;
  };


  bl31_lowpower: bl31-lowpower@42000000 {
   reg = <0x0 0x42000000 0x0 0x1000>;
   no-map;
  };

  tfm_its: tfm-its@42001000 {
   reg = <0x0 0x42001000 0x0 0x1000>;
   no-map;
  };


  mm_ospi1: mm-ospi@60000000 {
   reg = <0x0 0x60000000 0x0 0x10000000>;
   no-map;
  };


  tfm_code: tfm-code@80000000 {
   reg = <0x0 0x80000000 0x0 0x100000>;
   no-map;
  };

  cm33_cube_fw: cm33-cube-fw@80100000 {
   reg = <0x0 0x80100000 0x0 0x800000>;
   no-map;
  };

  tfm_data: tfm-data@80900000 {
   reg = <0x0 0x80900000 0x0 0x100000>;
   no-map;
  };

  cm33_cube_data: cm33-cube-data@80a00000 {
   reg = <0x0 0x80a00000 0x0 0x800000>;
   no-map;
  };

  ipc_shmem_1: ipc-shmem-1@81200000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x81200000 0x0 0xf8000>;
   no-map;
  };

  vdev0vring0: vdev0vring0@812f8000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x812f8000 0x0 0x1000>;
   no-map;
  };

  vdev0vring1: vdev0vring1@812f9000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x812f9000 0x0 0x1000>;
   no-map;
  };

  vdev0buffer: vdev0buffer@812fa000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x812fa000 0x0 0x6000>;
   no-map;
  };

  spare1: spare1@81300000 {
   reg = <0x0 0x81300000 0x0 0xcc0000>;
   no-map;
  };

  bl31_context: bl31-context@81fc0000 {
   reg = <0x0 0x81fc0000 0x0 0x40000>;
   no-map;
  };

  op_tee: op-tee@82000000 {
   reg = <0x0 0x82000000 0x0 0x2000000>;
   no-map;
  };

  gpu_reserved: gpu-reserved@fa800000 {
   reg = <0x0 0xfa800000 0x0 0x4000000>;
   no-map;
  };

  ltdc_sec_layer: ltdc-sec-layer@fe800000 {
   reg = <0x0 0xfe800000 0x0 0x800000>;
   no-map;
  };

  ltdc_sec_rotation: ltdc-sec-rotation@ff000000 {
   reg = <0x0 0xff000000 0x0 0x1000000>;
   no-map;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0 0x80000000 0 0x40000000>;
   size = <0x0 0x8000000>;
   alignment = <0x0 0x2000>;
   linux,cma-default;
  };

 };
};
# 17 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp25xxak-pinctrl.dtsi" 1






&pinctrl {
 st,package = <0x400>;

 gpioa: gpio@44240000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 0 16>;
 };

 gpiob: gpio@44250000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 16 16>;
 };

 gpioc: gpio@44260000 {
  status = "okay";
  ngpios = <14>;
  gpio-ranges = <&pinctrl 0 32 14>;
 };

 gpiod: gpio@44270000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 48 16>;
 };

 gpioe: gpio@44280000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 64 16>;
 };

 gpiof: gpio@44290000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 80 16>;
 };

 gpiog: gpio@442a0000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 96 16>;
 };

 gpioh: gpio@442b0000 {
  status = "okay";
  ngpios = <12>;
  gpio-ranges = <&pinctrl 2 114 12>;
 };

 gpioi: gpio@442c0000 {
  status = "okay";
  ngpios = <12>;
  gpio-ranges = <&pinctrl 0 128 12>;
 };
};

&pinctrl_z {
 gpioz: gpio@46200000 {
  status = "okay";
  ngpios = <10>;
  gpio-ranges = <&pinctrl_z 0 400 10>;
 };
};
# 18 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2


# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/gpio/gpio.h" 1
# 21 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/input/input.h" 1
# 12 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/input/input.h"
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/input/input.h" 2
# 22 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/leds/common.h" 1
# 23 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/rtc/rtc-stm32.h" 1
# 24 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/include/dt-bindings/usb/pd.h" 1
# 25 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2


/ {
 model = "STMicroelectronics custom STM32CubeMX board - openstlinux-6.6-yocto-scarthgap-mpu-v25.06.11";
 compatible = "st,stm32mp257f-cargt-00395-00365v3", "st,stm32mp257";

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x80000000>;



 };


 aliases {
  serial0 = &usart2;
  serial1 = &usart6;
  serial2 = &usart1;
  ethernet0 = &eth1;
  ethernet1 = &eth2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
 };

 usd_pwron_reg: usd_pwron {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usd_pwron_reg_pins>;
  regulator-name = "usd-pwron-regulator";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpiod 2 0>;
  enable-active-high;
 };

 reg_pcie_pwren: regulator-pcie-pwren {
  compatible = "regulator-fixed";
  regulator-name = "pcie-pwren";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&pca9555_20 8 0>;
  enable-active-high;
  regulator-always-on;
  status = "okay";
 };

 reg_lvds_vdd_00314: regulator-lvds-vdd {
  compatible = "regulator-fixed";
  regulator-name = "lvds_vdd";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&pca9555_20 5 0>;
  enable-active-high;
  regulator-always-on;
  status = "okay";
 };


 clocks{



 };

};

&pinctrl {

 eth1_mdio_pins_mx: eth1_mdio_mx-0 {
  pins1 {
   pinmux = <(((((('F') - 'A') * 0x10 + (0))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <2>;
   st,io-clk-edge = <0>;
   st,io-retime = <0>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
  pins2 {
   pinmux = <(((((('F') - 'A') * 0x10 + (2))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
   st,io-clk-edge = <0>;
   st,io-retime = <0>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
 };

 eth1_mdio_sleep_pins_mx: eth1_mdio_sleep_mx-0 {
  pins {
   pinmux = <(((((('F') - 'A') * 0x10 + (0))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (2))) << 8) | (0x11))>;
  };
 };

 eth1_rgmii_pins_mx: eth1_rgmii_mx-0 {
  pins1 {
   pinmux = <(((((('A') - 'A') * 0x10 + (11))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (2))) << 8) | (0xb))>,
      <(((((('F') - 'A') * 0x10 + (1))) << 8) | (0xb))>,
      <(((((('H') - 'A') * 0x10 + (12))) << 8) | (0xb))>,
      <(((((('H') - 'A') * 0x10 + (13))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   st,io-clk-edge = <1>;
   st,io-retime = <1>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
  pins2 {
   pinmux = <(((((('A') - 'A') * 0x10 + (13))) << 8) | (0xb))>,
      <(((((('A') - 'A') * 0x10 + (15))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (1))) << 8) | (0xb))>,
      <(((((('H') - 'A') * 0x10 + (10))) << 8) | (0xb))>,
      <(((((('H') - 'A') * 0x10 + (11))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <2>;
   st,io-clk-edge = <1>;
   st,io-retime = <1>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
  pins3 {
   pinmux = <(((((('A') - 'A') * 0x10 + (14))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
   st,io-clk-edge = <0>;
   st,io-retime = <0>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
  pins4 {
   pinmux = <(((((('C') - 'A') * 0x10 + (0))) << 8) | (0xd))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <1>;
   st,io-clk-edge = <0>;
   st,io-retime = <0>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
 };

 eth1_rgmii_sleep_pins_mx: eth1_rgmii_sleep_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('A') - 'A') * 0x10 + (13))) << 8) | (0x11))>,
      <(((((('A') - 'A') * 0x10 + (14))) << 8) | (0x11))>,
      <(((((('A') - 'A') * 0x10 + (15))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (0))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (1))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (2))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (1))) << 8) | (0x11))>,
      <(((((('H') - 'A') * 0x10 + (10))) << 8) | (0x11))>,
      <(((((('H') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('H') - 'A') * 0x10 + (12))) << 8) | (0x11))>,
      <(((((('H') - 'A') * 0x10 + (13))) << 8) | (0x11))>;
  };
 };

 eth2_mdio_pins_mx: eth2_mdio_mx-0 {
  pins1 {
   pinmux = <(((((('C') - 'A') * 0x10 + (5))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
   st,io-clk-edge = <0>;
   st,io-retime = <0>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
  pins2 {
   pinmux = <(((((('C') - 'A') * 0x10 + (6))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <2>;
   st,io-clk-edge = <0>;
   st,io-retime = <0>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
 };

 eth2_mdio_sleep_pins_mx: eth2_mdio_sleep_mx-0 {
  pins {
   pinmux = <(((((('C') - 'A') * 0x10 + (5))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (6))) << 8) | (0x11))>;
  };
 };

 eth2_rgmii_pins_mx: eth2_rgmii_mx-0 {
  pins1 {
   pinmux = <(((((('C') - 'A') * 0x10 + (4))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (7))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (8))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (9))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (10))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <2>;
   st,io-clk-edge = <1>;
   st,io-retime = <1>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
  pins2 {
   pinmux = <(((((('C') - 'A') * 0x10 + (3))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (11))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (12))) << 8) | (0xb))>,
      <(((((('F') - 'A') * 0x10 + (9))) << 8) | (0xb))>,
      <(((((('G') - 'A') * 0x10 + (0))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   st,io-clk-edge = <1>;
   st,io-retime = <1>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
  pins3 {
   pinmux = <(((((('F') - 'A') * 0x10 + (6))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
   st,io-clk-edge = <0>;
   st,io-retime = <0>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
  pins4 {
   pinmux = <(((((('F') - 'A') * 0x10 + (7))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <1>;
   st,io-clk-edge = <0>;
   st,io-retime = <0>;
   st,io-delay-path = <0>;
   st,io-delay = <0>;
  };
 };

 eth2_rgmii_sleep_pins_mx: eth2_rgmii_sleep_mx-0 {
  pins {
   pinmux = <(((((('C') - 'A') * 0x10 + (3))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (7))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (8))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (9))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (10))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (12))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (6))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (7))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (9))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (0))) << 8) | (0x11))>;
  };
 };

 i2c1_pins_mx: i2c1_mx-0 {
  pins {
   pinmux = <(((((('G') - 'A') * 0x10 + (13))) << 8) | (0xa))>,
      <(((((('I') - 'A') * 0x10 + (1))) << 8) | (0xa))>;
   bias-disable;
   drive-open-drain;
   slew-rate = <0>;
  };
 };

 i2c1_sleep_pins_mx: i2c1_sleep_mx-0 {
  pins {
   pinmux = <(((((('G') - 'A') * 0x10 + (13))) << 8) | (0x11))>,
      <(((((('I') - 'A') * 0x10 + (1))) << 8) | (0x11))>;
  };
 };

 i2c2_pins_mx: i2c2_mx-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (4))) << 8) | (0xa))>,
      <(((((('B') - 'A') * 0x10 + (5))) << 8) | (0xa))>;
   bias-disable;
   drive-open-drain;
   slew-rate = <0>;
  };
 };

 i2c2_sleep_pins_mx: i2c2_sleep_mx-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (5))) << 8) | (0x11))>;
  };
 };

 i2c4_pins_mx: i2c4_mx-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (10))) << 8) | (0x7))>,
      <(((((('D') - 'A') * 0x10 + (11))) << 8) | (0x7))>;
   bias-disable;
   drive-open-drain;
   slew-rate = <0>;
  };
 };

 i2c4_sleep_pins_mx: i2c4_sleep_mx-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (10))) << 8) | (0x11))>,
      <(((((('D') - 'A') * 0x10 + (11))) << 8) | (0x11))>;
  };
 };

 i2c6_pins_mx: i2c6_mx-0 {
  pins {
   pinmux = <(((((('G') - 'A') * 0x10 + (5))) << 8) | (0xa))>,
      <(((((('G') - 'A') * 0x10 + (6))) << 8) | (0xa))>;
   bias-disable;
   drive-open-drain;
   slew-rate = <0>;
  };
 };

 i2c6_sleep_pins_mx: i2c6_sleep_mx-0 {
  pins {
   pinmux = <(((((('G') - 'A') * 0x10 + (5))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (6))) << 8) | (0x11))>;
  };
 };

 sdmmc1_pins_mx: sdmmc1_mx-0 {
  pins1 {
   pinmux = <(((((('E') - 'A') * 0x10 + (0))) << 8) | (0xb))>,
      <(((((('E') - 'A') * 0x10 + (1))) << 8) | (0xb))>,
      <(((((('E') - 'A') * 0x10 + (2))) << 8) | (0xb))>,
      <(((((('E') - 'A') * 0x10 + (4))) << 8) | (0xb))>,
      <(((((('E') - 'A') * 0x10 + (5))) << 8) | (0xb))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <1>;
  };
  pins2 {
   pinmux = <(((((('E') - 'A') * 0x10 + (3))) << 8) | (0xb))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <2>;
  };
 };

 sdmmc1_opendrain_pins_mx: sdmmc1_opendrain_mx-0 {
  pins1 {
   pinmux = <(((((('E') - 'A') * 0x10 + (0))) << 8) | (0xb))>,
      <(((((('E') - 'A') * 0x10 + (1))) << 8) | (0xb))>,
      <(((((('E') - 'A') * 0x10 + (4))) << 8) | (0xb))>,
      <(((((('E') - 'A') * 0x10 + (5))) << 8) | (0xb))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <1>;
  };
  pins2 {
   pinmux = <(((((('E') - 'A') * 0x10 + (2))) << 8) | (0xb))>;
   bias-pull-up;
   drive-open-drain;
   slew-rate = <1>;
  };
  pins3 {
   pinmux = <(((((('E') - 'A') * 0x10 + (3))) << 8) | (0xb))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <2>;
  };
 };

 sdmmc1_sleep_pins_mx: sdmmc1_sleep_mx-0 {
  pins {
   pinmux = <(((((('E') - 'A') * 0x10 + (0))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (1))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (2))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (3))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (5))) << 8) | (0x11))>;
  };
 };

 sdmmc2_pins_mx: sdmmc2_mx-0 {
  pins1 {
   pinmux = <(((((('E') - 'A') * 0x10 + (6))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (7))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (8))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (9))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (10))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (11))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (12))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (13))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (15))) << 8) | (0xd))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <1>;
  };
  pins2 {
   pinmux = <(((((('E') - 'A') * 0x10 + (14))) << 8) | (0xd))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <2>;
  };
 };

 sdmmc2_opendrain_pins_mx: sdmmc2_opendrain_mx-0 {
  pins1 {
   pinmux = <(((((('E') - 'A') * 0x10 + (6))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (7))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (8))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (9))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (10))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (11))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (12))) << 8) | (0xd))>,
      <(((((('E') - 'A') * 0x10 + (13))) << 8) | (0xd))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <1>;
  };
  pins2 {
   pinmux = <(((((('E') - 'A') * 0x10 + (14))) << 8) | (0xd))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <2>;
  };
  pins3 {
   pinmux = <(((((('E') - 'A') * 0x10 + (15))) << 8) | (0xd))>;
   bias-pull-up;
   drive-open-drain;
   slew-rate = <1>;
  };
 };

 sdmmc2_sleep_pins_mx: sdmmc2_sleep_mx-0 {
  pins {
   pinmux = <(((((('E') - 'A') * 0x10 + (6))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (7))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (8))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (9))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (10))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (12))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (13))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (14))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (15))) << 8) | (0x11))>;
  };
 };

 spi4_pins_mx: spi4_mx-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (4))) << 8) | (0x2))>,
      <(((((('D') - 'A') * 0x10 + (6))) << 8) | (0x2))>,
      <(((((('D') - 'A') * 0x10 + (7))) << 8) | (0x2))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
 };

 spi4_sleep_pins_mx: spi4_sleep_mx-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('D') - 'A') * 0x10 + (6))) << 8) | (0x11))>,
      <(((((('D') - 'A') * 0x10 + (7))) << 8) | (0x11))>;
  };
 };

 tim10_pwm_pins_mx: tim10_pwm_mx-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (9))) << 8) | (0xa))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
 };

 tim10_pwm_sleep_pins_mx: tim10_pwm_sleep_mx-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (9))) << 8) | (0x11))>;
  };
 };

 uart5_pins_mx: uart5_mx-0 {
  pins1 {
   pinmux = <(((((('G') - 'A') * 0x10 + (10))) << 8) | (0x6))>;
   bias-disable;
   drive-push-pull;
  };
  pins2 {
   pinmux = <(((((('G') - 'A') * 0x10 + (9))) << 8) | (0x6))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
 };

 uart5_idle_pins_mx: uart5_idle_mx-0 {
  pins1 {
   pinmux = <(((((('G') - 'A') * 0x10 + (10))) << 8) | (0x6))>;
   bias-disable;
   drive-push-pull;
  };
  pins2 {
   pinmux = <(((((('G') - 'A') * 0x10 + (9))) << 8) | (0x11))>;
  };
 };

 uart5_sleep_pins_mx: uart5_sleep_mx-0 {
  pins {
   pinmux = <(((((('G') - 'A') * 0x10 + (9))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (10))) << 8) | (0x11))>;
  };
 };

 uart7_pins_mx: uart7_mx-0 {
  pins1 {
   pinmux = <(((((('D') - 'A') * 0x10 + (0))) << 8) | (0x7))>;
   bias-disable;
   drive-push-pull;
  };
  pins2 {
   pinmux = <(((((('D') - 'A') * 0x10 + (3))) << 8) | (0x7))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
 };

 uart7_idle_pins_mx: uart7_idle_mx-0 {
  pins1 {
   pinmux = <(((((('D') - 'A') * 0x10 + (0))) << 8) | (0x7))>;
   bias-disable;
   drive-push-pull;
  };
  pins2 {
   pinmux = <(((((('D') - 'A') * 0x10 + (3))) << 8) | (0x11))>;
  };
 };

 uart7_sleep_pins_mx: uart7_sleep_mx-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (0))) << 8) | (0x11))>,
      <(((((('D') - 'A') * 0x10 + (3))) << 8) | (0x11))>;
  };
 };

 usart2_pins_mx: usart2_mx-0 {
  pins1 {
   pinmux = <(((((('A') - 'A') * 0x10 + (4))) << 8) | (0x7))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
  pins2 {
   pinmux = <(((((('A') - 'A') * 0x10 + (8))) << 8) | (0x9))>;
   bias-disable;
   drive-push-pull;
  };
 };

 usart2_idle_pins_mx: usart2_idle_mx-0 {
  pins1 {
   pinmux = <(((((('A') - 'A') * 0x10 + (4))) << 8) | (0x11))>;
  };
  pins2 {
   pinmux = <(((((('A') - 'A') * 0x10 + (8))) << 8) | (0x9))>;
   bias-disable;
   drive-push-pull;
  };
 };

 usart2_sleep_pins_mx: usart2_sleep_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('A') - 'A') * 0x10 + (8))) << 8) | (0x11))>;
  };
 };

 usart3_pins_mx: usart3_mx-0 {
  pins1 {
   pinmux = <(((((('F') - 'A') * 0x10 + (13))) << 8) | (0x7))>,
      <(((((('I') - 'A') * 0x10 + (7))) << 8) | (0x7))>;
   bias-disable;
   drive-push-pull;
  };
  pins2 {
   pinmux = <(((((('F') - 'A') * 0x10 + (14))) << 8) | (0x7))>,
      <(((((('I') - 'A') * 0x10 + (6))) << 8) | (0x7))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
 };

 usart3_idle_pins_mx: usart3_idle_mx-0 {
  pins1 {
   pinmux = <(((((('F') - 'A') * 0x10 + (13))) << 8) | (0x11))>,
      <(((((('I') - 'A') * 0x10 + (6))) << 8) | (0x11))>;
  };
  pins2 {
   pinmux = <(((((('F') - 'A') * 0x10 + (14))) << 8) | (0x7))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
  pins3 {
   pinmux = <(((((('I') - 'A') * 0x10 + (7))) << 8) | (0x7))>;
   bias-disable;
   drive-push-pull;
  };
 };

 usart3_sleep_pins_mx: usart3_sleep_mx-0 {
  pins {
   pinmux = <(((((('F') - 'A') * 0x10 + (13))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (14))) << 8) | (0x11))>,
      <(((((('I') - 'A') * 0x10 + (6))) << 8) | (0x11))>,
      <(((((('I') - 'A') * 0x10 + (7))) << 8) | (0x11))>;
  };
 };


 ptn5110_51_pins: ptn5110_51_pins-0 {
  pins {
   pinmux = <(((((('G') - 'A') * 0x10 + (15))) << 8) | (0x0))>;
   bias-pull-up;
  };
 };

 ptn5110_52_pins: ptn5110_52_pins-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (11))) << 8) | (0x0))>;
   bias-pull-up;
  };
 };

 sdmmc1_gpio_pins: sdmmc1_gpio_pins-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (9))) << 8) | (0x0))>;
  };
 };

 usd_pwron_reg_pins: usd_pwron_reg_pins-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (2))) << 8) | (0x0))>;
  };
 };

 pinctrl_lvds_touchscreen: pinctrl_lvds_touchscreen-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (6))) << 8) | (0x0))>;
  };
 };

 pinctrl_dsi_touchscreen: pinctrl_dsi_touchscreen-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (3))) << 8) | (0x0))>;
  };
 };

};

&pinctrl_z {


};

&combophy {
 status = "okay";


 clocks = <&rcc 214>, <&rcc 295>;
 clock-names = "apb-clk", "ker-clk";
 st,rx_equalizer = <1>;

};

&cryp1 {
 status = "okay";



};

&csi {
 status = "okay";



};

&dcmipp {
 status = "okay";



};

&dsi {
 status = "okay";


 vdd-supply = <&scmi_vddcore>;
 vdda18-supply = <&scmi_v1v8>;
 ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;
   dsi_in: endpoint {
    remote-endpoint = <&ltdc_ep0_out>;
   };
  };
# 756 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp"
 };

};

&eth1 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&eth1_mdio_pins_mx>, <&eth1_rgmii_pins_mx>;
 pinctrl-1 = <&eth1_mdio_sleep_pins_mx>, <&eth1_rgmii_sleep_pins_mx>;
 status = "okay";


 phy-mode = "rgmii-id";
 max-speed = <1000>;
 phy-handle = <&phy1_eth1>;
 st,eth-ptp-from-rcc;
 st,eth-clk-sel;
 snps,ext-systime;

 mdio1 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "snps,dwmac-mdio";

  phy1_eth1: ethernet-phy@0 {
   compatible = "ethernet-phy-id001c.c916";
   reset-gpios = <&pca9555_20 0 1>;
   eee-broken-1000t;
   reset-assert-us = <10000>;
   reset-deassert-us = <80000>;
   reg = <0>;
  };
 };

};

&eth2 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&eth2_mdio_pins_mx>, <&eth2_rgmii_pins_mx>;
 pinctrl-1 = <&eth2_mdio_sleep_pins_mx>, <&eth2_rgmii_sleep_pins_mx>;
 status = "okay";


 phy-mode = "rgmii-id";
 max-speed = <1000>;
 phy-handle = <&phy1_eth2>;
 st,eth-ptp-from-rcc;
 st,eth-clk-sel;
 snps,ext-systime;

 mdio1 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "snps,dwmac-mdio";
  phy1_eth2: ethernet-phy@1 {
   compatible = "ethernet-phy-id001c.c916";
   reset-gpios = <&pca9555_20 1 1>;
   reset-assert-us = <10000>;
   reset-deassert-us = <80000>;
   realtek,eee-disable;
   reg = <1>;
  };
 };

};

&gpu {
 status = "okay";


 contiguous-area = <&gpu_reserved>;

};

&hpdma {
 status = "okay";


 memory-region = <&hpdma1_lli>;

};

&hpdma2 {
 status = "okay";


 memory-region = <&hpdma2_lli>;

};

&hpdma3 {
 status = "okay";


 memory-region = <&hpdma3_lli>;

};

&i2c1 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&i2c1_pins_mx>;
 pinctrl-1 = <&i2c1_sleep_pins_mx>;
 status = "okay";


 i2c-scl-rising-time-ns = <108>;
 i2c-scl-falling-time-ns = <12>;
 clock-frequency = <400000>;
 status = "okay";

 /delete-property/dmas;
 /delete-property/dma-names;

 pca9555_20: pca9555@20 {
  compatible = "nxp,pca9555";
  gpio-controller;
  #gpio-cells = <2>;
  reg = <0x20>;
  gpio-line-names =
   "pca9555_20-0", "pca9555_20-1", "pca9555_20-2", "pca9555_20-3",
   "pca9555_20-4", "pca9555_20-5", "pca9555_20-6", "pca9555_20-7",
   "pca9555_20-8", "pca9555_20-9", "pca9555_20-10","pca9555_20-11",
   "pca9555_20-12","pca9555_20-13","pca9555_20-14","pca9555_20-15";
 };

 eeprom@50 {
  compatible = "atmel,24c02";
  reg = <0x50>;
  pagesize = <16>;
  status = "okay";
 };

 ptn5110_51: tcpc@51 {
  compatible = "nxp,ptn5110";
  reg = <0x51>;
  pinctrl-0 = <&ptn5110_51_pins>;
  interrupt-parent = <&gpiog>;
  interrupts = <15 8>;
  status = "okay";

  usbc_a_con: connector {
   compatible = "usb-c-connector";
   label = "USB-C(A)";
   power-role = "dual";
   data-role = "dual";
   try-power-role = "sink";
   source-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))>;
   sink-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))
         (((2) << 30) | ((((5000) / 50) & 0x3ff) << 10) | ((((20000) / 50) & 0x3ff) << 20) | ((((3000) / 10) & 0x3ff) << 0))>;
   op-sink-microwatt = <15000000>;
   self-powered;
   status = "okay";

   port {
    typec_a_ep: endpoint {
     remote-endpoint = <&dwc3_ep>;
    };
   };
  };
 };

 ptn5110_52: tcpc@52 {
  compatible = "nxp,ptn5110";
  reg = <0x52>;
  pinctrl-0 = <&ptn5110_52_pins>;
  interrupt-parent = <&gpiob>;
  interrupts = <11 8>;
  status = "okay";

  usbc_c_con: connector {
   compatible = "usb-c-connector";
   label = "USB-C(C)";
   power-role = "source";
   data-role = "host";
   source-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))>;
   self-powered;
   status = "okay";
  };
 };

};

&i2c2 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&i2c2_pins_mx>;
 pinctrl-1 = <&i2c2_sleep_pins_mx>;
 status = "okay";
# 959 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp"
 eeprom@50 {
  compatible = "atmel,24c02";
  reg = <0x50>;
  pagesize = <16>;
  status = "okay";
 };

 max25221: max25221@21 {
  compatible = "maxim,max25221";
  reg = <0x21>;
  lcd-supply = <&reg_lvds_vdd_00314>;
  status = "okay";

  regulators {
   DISPLAY_reg: DISPLAY {
    regulator-name = "DISPLAY";
   };
  };
 };

 touchscreen@41 {
  compatible = "ilitek,ili251x";
  reg = <0x41>;
  pinctrl-names = "default";
  pinctrl-0 =<&pinctrl_lvds_touchscreen>;
  interrupt-parent = <&gpiob>;
  interrupts = <6 2>;
  reset-gpios = <&pca9555_20 6 1>;


 };
# 1006 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp"
};

&i2c4 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&i2c4_pins_mx>;
 pinctrl-1 = <&i2c4_sleep_pins_mx>;
 status = "okay";



};

&i2c6 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&i2c6_pins_mx>;
 pinctrl-1 = <&i2c6_sleep_pins_mx>;
 status = "okay";



};

&ipcc1 {
 status = "okay";



};

&ltdc {
 status = "okay";


 default-on;
 rotation-memory = <&ltdc_sec_rotation>;

 port {
  #address-cells = <1>;
  #size-cells = <0>;

  ltdc_ep0_out: endpoint@0 {
   reg = <0>;
   remote-endpoint = <&dsi_in>;
  };

  ltdc_ep1_out: endpoint@1 {
   reg = <1>;
   remote-endpoint = <&lvds_in>;
  };

 };

};

&lvds {
 status = "okay";


 default-on;
 vdd-supply = <&scmi_vddcore>;
 vdda18-supply = <&scmi_v1v8>;

 ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;
   lvds_in: endpoint {
    remote-endpoint = <&ltdc_ep1_out>;
   };
  };

  port@1 {
   reg = <1>;
   lvds_out0: endpoint {
    remote-endpoint = <&panel_lvds_in>;
   };
  };
 };

};

&m33_rproc {
 status = "okay";


 mboxes = <&ipcc1 0x100>, <&ipcc1 0x101>, <&ipcc1 2>;
 mbox-names = "vq0", "vq1", "shutdown";



};

&sdmmc1 {
 pinctrl-names = "default", "opendrain", "sleep";
 pinctrl-0 = <&sdmmc1_pins_mx>;
 pinctrl-1 = <&sdmmc1_opendrain_pins_mx>;
 pinctrl-2 = <&sdmmc1_sleep_pins_mx>;
 status = "okay";


 pinctrl-3 = <&sdmmc1_gpio_pins>;
 cd-gpios = <&gpiod 9 (1)>;
 disable-wp;
 st,neg-edge;
 bus-width = <4>;
 vmmc-supply = <&usd_pwron_reg>;
 vqmmc-supply = <&scmi_vddio1>;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-ddr50;
 sd-uhs-sdr104;

};

&sdmmc2 {
 pinctrl-names = "default", "opendrain", "sleep";
 pinctrl-0 = <&sdmmc2_pins_mx>;
 pinctrl-1 = <&sdmmc2_opendrain_pins_mx>;
 pinctrl-2 = <&sdmmc2_sleep_pins_mx>;
 status = "okay";


 non-removable;
 no-sd;
 no-sdio;
 st,neg-edge;
 bus-width = <8>;
 vmmc-supply = <&scmi_vdd_emmc>;
 vqmmc-supply = <&scmi_vddio2>;
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;

};

&spi4 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&spi4_pins_mx>;
 pinctrl-1 = <&spi4_sleep_pins_mx>;
 status = "okay";



};

&timers10 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&tim10_pwm_pins_mx>;
 pinctrl-1 = <&tim10_pwm_sleep_pins_mx>;
 status = "okay";



};

&uart5 {
 pinctrl-names = "default", "idle", "sleep";
 pinctrl-0 = <&uart5_pins_mx>;
 pinctrl-1 = <&uart5_idle_pins_mx>;
 pinctrl-2 = <&uart5_sleep_pins_mx>;
 status = "okay";



};

&uart7 {
 pinctrl-names = "default", "idle", "sleep";
 pinctrl-0 = <&uart7_pins_mx>;
 pinctrl-1 = <&uart7_idle_pins_mx>;
 pinctrl-2 = <&uart7_sleep_pins_mx>;
 status = "okay";



};

&usart2 {
 pinctrl-names = "default", "idle", "sleep";
 pinctrl-0 = <&usart2_pins_mx>;
 pinctrl-1 = <&usart2_idle_pins_mx>;
 pinctrl-2 = <&usart2_sleep_pins_mx>;
 status = "okay";



};

&usart3 {
 pinctrl-names = "default", "idle", "sleep";
 pinctrl-0 = <&usart3_pins_mx>;
 pinctrl-1 = <&usart3_idle_pins_mx>;
 pinctrl-2 = <&usart3_sleep_pins_mx>;
 status = "okay";



};

&usb2_phy1 {
 status = "okay";


 vdd33-supply = <&scmi_vdd3v3_usb>;

};

&usb2_phy2 {
 status = "okay";


 vdd33-supply = <&scmi_vdd3v3_usb>;

};

&usb3dr {
 status = "okay";


 dwc3: usb@48300000 {
  maximum-speed = "high-speed";
  usb-role-switch;
  port {
   dwc3_ep: endpoint {
    remote-endpoint = <&typec_a_ep>;
   };
  };
 };

};

&usbh {
 status = "okay";



};

&vdec {
 status = "okay";



};

&venc {
 status = "okay";



};


/ {
 model = "Cargt STM32MP257F OSM SOM 00395 (u-boot)";

 panel_lvds_backlight: panel-lvds-backlight {
  compatible = "pwm-backlight";
  pwms = <&pwm10 0 1000000 0>;
  brightness-levels = <0 100>;
  num-interpolated-steps = <100>;
  default-brightness-level = <80>;
  power-supply = <&scmi_v3v3>;
  status = "okay";
 };

 panel_lvds: panel-lvds {
  compatible = "boe,ev121wxm-n10-1850";
  backlight = <&panel_lvds_backlight>;
  power-supply = <&DISPLAY_reg>;
  enable-gpios = <&pca9555_20 15 0>;

  port {
   panel_lvds_in: endpoint {
    remote-endpoint = <&lvds_out0>;
   };
  };
 };
};

&arm_wdt {
 timeout-sec = <32>;
 status = "okay";
};


&scmi_regu {
 scmi_vddio1: regulator@0 {
  reg = <0>;
  regulator-name = "vddio1";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
 };
 scmi_vddio2: regulator@1 {
  reg = <1>;
  regulator-name = "vddio2";
 };
 scmi_vddio3: regulator@2 {
  reg = <2>;
  regulator-name = "vddio3";
 };
 scmi_vddio4: regulator@3 {
  reg = <3>;
  regulator-name = "vddio4";
 };
 scmi_vdd33ucpd: regulator@5 {
  reg = <5>;
  regulator-name = "vdd33ucpd";
 };
 scmi_vdda18adc: regulator@7 {
  reg = <7>;
  regulator-name = "vdda18adc";
 };
 scmi_vddcore: regulator@11 {
  reg = <11>;
  regulator-name = "vddcore";
 };
 scmi_vddio1v8: regulator@12 {
  reg = <13>;
  regulator-name = "vddio_1v8";
 };
 scmi_v1v8: regulator@14 {
  reg = <14>;
  regulator-name = "v1v8";
 };
 scmi_v3v3: regulator@16 {
  reg = <16>;
  regulator-name = "v3v3";
 };
 scmi_vdd_emmc: regulator@18 {
  reg = <18>;
  regulator-name = "vdd_emmc";
 };
 scmi_vdd3v3_usb: regulator@20 {
  reg = <20>;
  regulator-name = "vdd3v3_usb";
 };
};

&ipcc1 {
 status = "okay";
};

&ipcc2 {
 status = "okay";
};

&ahbsr {
 mbox_client: mailbox-client@1 {
  compatible = "mbox-cdev";
  reg = <1 0>;
  memory-region = <&ipc_shmem_2>;
  mboxes = <&ipcc2 0>;
  mbox-names = "rx-tx";
  status = "okay";
 };
};

&timers10 {
 /delete-property/pinctrl-names;
 /delete-property/pinctrl-0;
 /delete-property/pinctrl-1;
 /delete-property/dmas;
 /delete-property/dma-names;
 status = "okay";

 pwm10: pwm {
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&tim10_pwm_pins_mx>;
  pinctrl-1 = <&tim10_pwm_sleep_pins_mx>;
  status = "okay";
 };
};



# 1 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/stm32mp257f-cargt-00395-00365v3-u-boot.dtsi" 1
# 11 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/stm32mp257f-cargt-00395-00365v3-u-boot.dtsi"
# 1 "/scratch/yocto-00378-mx2/build-cargtopenstlinuxweston-stm32mp25-cargt-00395-00365v3/tmp-glibc/work-shared/stm32mp25-cargt-00395-00365v3/uboot-source/arch/arm/dts/stm32mp25-u-boot.dtsi" 1





/ {
 aliases {
  gpio0 = &gpioa;
  gpio1 = &gpiob;
  gpio2 = &gpioc;
  gpio3 = &gpiod;
  gpio4 = &gpioe;
  gpio5 = &gpiof;
  gpio6 = &gpiog;
  gpio7 = &gpioh;
  gpio8 = &gpioi;
  gpio9 = &gpioj;
  gpio10 = &gpiok;
  gpio25 = &gpioz;
  pinctrl0 = &pinctrl;
  pinctrl1 = &pinctrl_z;
 };

 clocks {
  txbyteclk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <27000000>;
  };
 };

 firmware {
  optee {
   bootph-all;
  };

  scmi {
   bootph-all;
  };
 };


 psci {
  bootph-all;
 };

 soc@0 {
  bootph-all;
 };
};

&bsec {
 bootph-all;
};

&gpioa {
 bootph-all;
};

&gpiob {
 bootph-all;
};

&gpioc {
 bootph-all;
};

&gpiod {
 bootph-all;
};

&gpioe {
 bootph-all;
};

&gpiof {
 bootph-all;
};

&gpiog {
 bootph-all;
};

&gpioh {
 bootph-all;
};

&gpioi {
 bootph-all;
};

&gpioj {
 bootph-all;
};

&gpiok {
 bootph-all;
};

&gpioz {
 bootph-all;
};


&ltdc {
 clocks = <&rcc 206>, <&rcc 339>;
 clock-names = "bus", "lcd";
 bootph-all;
};

&pinctrl {
 bootph-all;
};

&rcc {
 bootph-all;
};

&rifsc {
 bootph-all;
};

&scmi_clk {
 bootph-all;
};

&syscfg {
 bootph-all;
};
# 12 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/stm32mp257f-cargt-00395-00365v3-u-boot.dtsi" 2




/ {


 fwu-mdata {
  compatible = "u-boot,fwu-mdata-gpt";
  fwu-mdata-store = <&sdmmc1>;
 };


 clocks{



 };

};


&usart2 {
 bootph-all;
};

&usart2_pins_mx {
 bootph-all;
 pins1 {
  bootph-all;
 };
 pins2 {
  bootph-all;
 };
};
# 1385 "/scratch/yocto-00378-mx2/layers/meta-st/meta-cargt-stm32mp-addons/cargt-00395-00365v3/CA35/DeviceTree/cargt-00395-00365v3/u-boot/.stm32mp257f-cargt-00395-00365v3.dtb.pre.tmp" 2
