# do actividad04_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/jorozco/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad04v2 {/home/jorozco/Documentos/semArq/actividad04v2/halfAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:45 on Feb 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad04v2" /home/jorozco/Documentos/semArq/actividad04v2/halfAdder.v 
# -- Compiling module halfAdder
# 
# Top level modules:
# 	halfAdder
# End time: 07:18:45 on Feb 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad04v2 {/home/jorozco/Documentos/semArq/actividad04v2/fullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:45 on Feb 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad04v2" /home/jorozco/Documentos/semArq/actividad04v2/fullAdder.v 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 07:18:45 on Feb 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad04v2 {/home/jorozco/Documentos/semArq/actividad04v2/adder4B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:45 on Feb 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad04v2" /home/jorozco/Documentos/semArq/actividad04v2/adder4B.v 
# -- Compiling module adder4B
# 
# Top level modules:
# 	adder4B
# End time: 07:18:45 on Feb 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad04v2 {/home/jorozco/Documentos/semArq/actividad04v2/adder8B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:45 on Feb 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad04v2" /home/jorozco/Documentos/semArq/actividad04v2/adder8B.v 
# -- Compiling module adder8B
# 
# Top level modules:
# 	adder8B
# End time: 07:18:45 on Feb 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad04v2 {/home/jorozco/Documentos/semArq/actividad04v2/adder8B_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:45 on Feb 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad04v2" /home/jorozco/Documentos/semArq/actividad04v2/adder8B_tb.v 
# -- Compiling module adder8B_tb
# 
# Top level modules:
# 	adder8B_tb
# End time: 07:18:45 on Feb 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  adder8B_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" adder8B_tb 
# Start time: 07:18:45 on Feb 20,2020
# Loading work.adder8B_tb
# Loading work.adder8B
# Loading work.adder4B
# Loading work.fullAdder
# Loading work.halfAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# End time: 07:28:36 on Feb 20,2020, Elapsed time: 0:09:51
# Errors: 0, Warnings: 1
