var g_data = {"name":"C:/Users/arpit/OneDrive/Desktop/Project/I2C_VERIFICATION/sim/../master/wb_driver.sv","src":"class wb_driver extends uvm_driver#(wb_tx);\n	virtual wb_if vif;\n	`uvm_component_utils(wb_driver)\n	`NEW_COMP\n	wb_tx rsp;\n\n	function void build_phase(uvm_phase phase);\n		super.build_phase(phase);\n		if(!uvm_config_db#(virtual wb_if)::get(this, \"\",\"vif\", vif))\n			`uvm_error(\"INTFERR\", \"Failed to get vif in driver\")\n	endfunction\n\n	task run_phase(uvm_phase phase);\n		wait (vif.wb_rst_i == 0);\n		forever begin\n			seq_item_port.get_next_item(req);\n			drive_tx(req);\n			if(req.wr_rd==0) begin\n				$cast(rsp, req);\n				rsp.set_id_info(req);\n				seq_item_port.item_done(rsp);\n			end\n			else seq_item_port.item_done();\n		end\n	endtask\n\n		task drive_tx(wb_tx tx);\n            @(vif.drv_cb);\n            vif.drv_cb.wb_addr_i <= tx.addr[2:0];\n            vif.drv_cb.wb_we_i   <= tx.wr_rd;\n            vif.drv_cb.wb_stb_i  <= 1'b1;\n            vif.drv_cb.wb_cyc_i  <= 1'b1;\n\n            if (tx.wr_rd == 1) vif.drv_cb.wb_dat_i <= tx.data;\n            \n            // Wait for ACK\n            do begin\n                @(vif.drv_cb);\n            end while (vif.drv_cb.wb_ack_o !== 1'b1); \n\n            if(tx.wr_rd == 0 ) tx.data = vif.drv_cb.wb_dat_o;\n\n            @(vif.drv_cb); \n            vif.drv_cb.wb_stb_i  <= 0; \n            vif.drv_cb.wb_cyc_i  <= 0; \n            vif.drv_cb.wb_addr_i <= 0; \n            vif.drv_cb.wb_dat_i  <= 0;\n            vif.drv_cb.wb_we_i   <= 0;\n            \n    endtask\nendclass\n","lang":"verilog"};
processSrcData(g_data);