--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ucf.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X24Y75.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.061ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.061ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X24Y79.F1      net (fanout=1)        0.400   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X24Y79.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y77.G1      net (fanout=2)        0.408   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y77.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X20Y72.G1      net (fanout=1)        0.598   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X20Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X24Y75.F2      net (fanout=1)        0.573   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (4.082ns logic, 1.979ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X25Y78.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.422ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X24Y79.F1      net (fanout=1)        0.400   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X24Y79.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X25Y78.BY      net (fanout=2)        0.402   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X25Y78.CLK     Tdick                 0.314   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.620ns logic, 0.802ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X24Y79.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.822ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X24Y79.F1      net (fanout=1)        0.400   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X24Y79.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (1.422ns logic, 0.400ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X24Y79.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.324ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X24Y79.F1      net (fanout=1)        0.320   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X24Y79.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (1.004ns logic, 0.320ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X25Y78.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.804ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X24Y79.F1      net (fanout=1)        0.320   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X24Y79.X       Tilo                  0.528   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X25Y78.BY      net (fanout=2)        0.322   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X25Y78.CLK     Tckdi       (-Th)    -0.117   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (1.162ns logic, 0.642ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X24Y75.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.715ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.715ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X24Y79.F1      net (fanout=1)        0.320   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X24Y79.X       Tilo                  0.528   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y77.G1      net (fanout=2)        0.326   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y77.X       Tif5x                 0.800   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X20Y72.G1      net (fanout=1)        0.478   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X20Y72.X       Tif5x                 0.800   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X24Y75.F2      net (fanout=1)        0.459   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X24Y75.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (3.132ns logic, 1.583ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X24Y78.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.250ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.250ns (Levels of Logic = 2)
  Source Clock:         ila_ctrl<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iCORE_ID<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y79.F2      net (fanout=6)        0.647   icon_inst/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y79.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X29Y76.G1      net (fanout=29)       1.253   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X29Y76.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X24Y78.CLK     net (fanout=5)        0.567   ila_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.783ns logic, 2.467ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.212ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.212ns (Levels of Logic = 2)
  Source Clock:         ila_ctrl<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y79.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X38Y79.F1      net (fanout=6)        0.609   icon_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X38Y79.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X29Y76.G1      net (fanout=29)       1.253   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X29Y76.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X24Y78.CLK     net (fanout=5)        0.567   ila_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.783ns logic, 2.429ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.160ns (data path)
  Source:               icon_inst/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.160ns (Levels of Logic = 2)
  Source Clock:         ila_ctrl<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_SYNC/U_SYNC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iSYNC
                                                       icon_inst/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X47Y82.F4      net (fanout=2)        0.580   icon_inst/U0/U_ICON/iSYNC
    SLICE_X47Y82.X       Tilo                  0.612   icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X29Y76.G2      net (fanout=33)       1.278   icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X29Y76.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X24Y78.CLK     net (fanout=5)        0.567   ila_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.735ns logic, 2.425ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.443ns.
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X34Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X43Y82.G4      net (fanout=7)        1.781   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X43Y82.Y       Tilo                  0.612   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y74.CE      net (fanout=5)        1.056   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y74.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (1.606ns logic, 2.837ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X34Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X43Y82.G4      net (fanout=7)        1.781   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X43Y82.Y       Tilo                  0.612   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y74.CE      net (fanout=5)        1.056   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y74.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (1.606ns logic, 2.837ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X34Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X43Y82.G4      net (fanout=7)        1.781   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X43Y82.Y       Tilo                  0.612   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y75.CE      net (fanout=5)        1.056   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y75.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (1.606ns logic, 2.837ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X55Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.YQ      Tcko                  0.409   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y85.SR      net (fanout=7)        0.845   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y85.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.900ns logic, 0.845ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X55Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.YQ      Tcko                  0.409   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y85.SR      net (fanout=7)        0.845   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y85.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.900ns logic, 0.845ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X55Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.YQ      Tcko                  0.409   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y84.SR      net (fanout=7)        0.845   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y84.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.900ns logic, 0.845ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.285ns.
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y88.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X59Y88.BY      net (fanout=7)        0.460   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X59Y88.CLK     Tdick                 0.314   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.825ns logic, 0.460ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y88.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.YQ      Tcko                  0.409   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X59Y88.BY      net (fanout=7)        0.368   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X59Y88.CLK     Tckdi       (-Th)    -0.117   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.526ns logic, 0.368ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2124 paths analyzed, 2019 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point CPU_main/MEM_STAGE/multiplier/ctr_r_3 (SLICE_X55Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.889ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          CPU_main/MEM_STAGE/multiplier/ctr_r_3 (FF)
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG to CPU_main/MEM_STAGE/multiplier/ctr_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.YQ      Tcko                  0.567   reset
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG
    SLICE_X53Y43.G3      net (fanout=888)      2.141   reset
    SLICE_X53Y43.Y       Tilo                  0.612   CPU_main/MEM_STAGE/multiplier/valid_1_or0000
                                                       CPU_main/MEM_STAGE/_or00001
    SLICE_X66Y43.G2      net (fanout=93)       2.056   CPU_main/MEM_STAGE/_or0000
    SLICE_X66Y43.Y       Tilo                  0.660   CPU_main/MEM_STAGE/multiplier/shifted_multiplier_not0002
                                                       CPU_main/MEM_STAGE/multiplier/ctr_r_or00001
    SLICE_X55Y41.SR      net (fanout=5)        1.059   CPU_main/MEM_STAGE/multiplier/ctr_r_or0000
    SLICE_X55Y41.CLK     Tsrck                 0.794   CPU_main/MEM_STAGE/multiplier/ctr_r<3>
                                                       CPU_main/MEM_STAGE/multiplier/ctr_r_3
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (2.633ns logic, 5.256ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU_main/MEM_STAGE/multiplier/ctr_r_2 (SLICE_X55Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.889ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          CPU_main/MEM_STAGE/multiplier/ctr_r_2 (FF)
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG to CPU_main/MEM_STAGE/multiplier/ctr_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.YQ      Tcko                  0.567   reset
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG
    SLICE_X53Y43.G3      net (fanout=888)      2.141   reset
    SLICE_X53Y43.Y       Tilo                  0.612   CPU_main/MEM_STAGE/multiplier/valid_1_or0000
                                                       CPU_main/MEM_STAGE/_or00001
    SLICE_X66Y43.G2      net (fanout=93)       2.056   CPU_main/MEM_STAGE/_or0000
    SLICE_X66Y43.Y       Tilo                  0.660   CPU_main/MEM_STAGE/multiplier/shifted_multiplier_not0002
                                                       CPU_main/MEM_STAGE/multiplier/ctr_r_or00001
    SLICE_X55Y41.SR      net (fanout=5)        1.059   CPU_main/MEM_STAGE/multiplier/ctr_r_or0000
    SLICE_X55Y41.CLK     Tsrck                 0.794   CPU_main/MEM_STAGE/multiplier/ctr_r<3>
                                                       CPU_main/MEM_STAGE/multiplier/ctr_r_2
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (2.633ns logic, 5.256ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU_main/MEM_STAGE/multiplier/ctr_r_0 (SLICE_X55Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.672ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          CPU_main/MEM_STAGE/multiplier/ctr_r_0 (FF)
  Data Path Delay:      7.672ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG to CPU_main/MEM_STAGE/multiplier/ctr_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.YQ      Tcko                  0.567   reset
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG
    SLICE_X53Y43.G3      net (fanout=888)      2.141   reset
    SLICE_X53Y43.Y       Tilo                  0.612   CPU_main/MEM_STAGE/multiplier/valid_1_or0000
                                                       CPU_main/MEM_STAGE/_or00001
    SLICE_X66Y43.G2      net (fanout=93)       2.056   CPU_main/MEM_STAGE/_or0000
    SLICE_X66Y43.Y       Tilo                  0.660   CPU_main/MEM_STAGE/multiplier/shifted_multiplier_not0002
                                                       CPU_main/MEM_STAGE/multiplier/ctr_r_or00001
    SLICE_X55Y43.SR      net (fanout=5)        0.842   CPU_main/MEM_STAGE/multiplier/ctr_r_or0000
    SLICE_X55Y43.CLK     Tsrck                 0.794   CPU_main/MEM_STAGE/multiplier/ctr_r<0>
                                                       CPU_main/MEM_STAGE/multiplier/ctr_r_0
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (2.633ns logic, 5.039ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X17Y71.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.127ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      1.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y69.YQ      Tcko                  0.409   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X17Y71.G4      net (fanout=2)        0.270   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X17Y71.CLK     Tckg        (-Th)    -0.448   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.857ns logic, 0.270ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X16Y68.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.180ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      1.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y66.XQ      Tcko                  0.412   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X16Y68.F3      net (fanout=2)        0.281   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X16Y68.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.899ns logic, 0.281ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X17Y71.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.178ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y69.XQ      Tcko                  0.411   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X17Y71.F2      net (fanout=2)        0.319   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X17Y71.CLK     Tckf        (-Th)    -0.448   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.859ns logic, 0.319ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 677 paths analyzed, 662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X24Y75.F2), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.698ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.698ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y77.XQ      Tcko                  0.515   ila_inst/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X23Y77.G4      net (fanout=1)        0.572   ila_inst/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X23Y77.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<0>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X20Y74.F3      net (fanout=1)        0.304   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X20Y74.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_G
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y72.G2      net (fanout=1)        0.346   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X24Y75.F2      net (fanout=1)        0.573   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (3.903ns logic, 1.795ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.535ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.535ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y77.YQ      Tcko                  0.567   ila_inst/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X23Y77.G3      net (fanout=1)        0.357   ila_inst/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X23Y77.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<0>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X20Y74.F3      net (fanout=1)        0.304   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X20Y74.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_G
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y72.G2      net (fanout=1)        0.346   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X24Y75.F2      net (fanout=1)        0.573   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (3.955ns logic, 1.580ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.504ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.504ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y74.YQ      Tcko                  0.567   ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X15Y77.G3      net (fanout=1)        0.827   ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X15Y77.F5      Tif5                  0.759   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
    SLICE_X15Y76.FXINB   net (fanout=1)        0.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
    SLICE_X15Y76.Y       Tif6y                 0.451   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X20Y72.F4      net (fanout=1)        0.551   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X20Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X24Y75.F2      net (fanout=1)        0.573   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.504ns (3.553ns logic, 1.951ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.I_SRLT_EQ_2.U_SRLL (SLICE_X18Y63.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.854ns (data path)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[13].U_IREG (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.I_SRLT_EQ_2.U_SRLL (FF)
  Data Path Delay:      2.854ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[13].U_IREG to ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.I_SRLT_EQ_2.U_SRLL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.XQ      Tcko                  0.514   ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<13>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[13].U_IREG
    SLICE_X18Y63.F3      net (fanout=2)        2.340   ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (0.514ns logic, 2.340ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG (SLICE_X3Y65.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.765ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/U_SYNC_F (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Data Path Delay:      2.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/U_SYNC_F to vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.YQ      Tcko                  0.567   vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_f_out
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/U_SYNC_F
    SLICE_X3Y65.G2       net (fanout=1)        1.470   vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_f_out
    SLICE_X3Y65.CLK      Tgck                  0.728   vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd5_out
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SYNC_F_MUX
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (1.295ns logic, 1.470ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_REG (SLICE_X42Y68.G3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.139ns (datapath - clock path skew - uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_CLK_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_REG (FF)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_CLK_REG to vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y66.YQ      Tcko                  0.409   vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/clocked
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_CLK_REG
    SLICE_X42Y68.G3      net (fanout=1)        0.243   vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/clocked
    SLICE_X42Y68.CLK     Tckg        (-Th)    -0.487   vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.896ns logic, 0.243ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/S_SYNC_R_REG (SLICE_X54Y8.G3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.139ns (datapath - clock path skew - uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/U_SYNC_R (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/S_SYNC_R_REG (FF)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/U_SYNC_R to vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/S_SYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.409   vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_r_out
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/U_SYNC_R
    SLICE_X54Y8.G3       net (fanout=1)        0.243   vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_r_out
    SLICE_X54Y8.CLK      Tckg        (-Th)    -0.487   vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/fd4_out
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/SYNC_R_MUX
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/S_SYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.896ns logic, 0.243ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_REG (SLICE_X15Y64.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.102ns (datapath - clock path skew - uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_REG (FF)
  Data Path Delay:      1.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG to vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y62.YQ      Tcko                  0.409   vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/clocked
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG
    SLICE_X15Y64.G4      net (fanout=1)        0.245   vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/clocked
    SLICE_X15Y64.CLK     Tckg        (-Th)    -0.448   vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.857ns logic, 0.245ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9100 paths analyzed, 1475 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.499ns.
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X24Y75.F3), 401 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.499ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_SYNC/U_SYNC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iSYNC
                                                       icon_inst/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X47Y82.F4      net (fanout=2)        0.580   icon_inst/U0/U_ICON/iSYNC
    SLICE_X47Y82.X       Tilo                  0.612   icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X15Y52.G2      net (fanout=33)       3.394   icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X15Y52.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X29Y69.G3      net (fanout=10)       1.170   ila_ctrl<14>
    SLICE_X29Y69.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.XB      Tcinxb                0.352   ila_ctrl<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y73.F2      net (fanout=2)        0.614   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y73.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X24Y75.G1      net (fanout=1)        0.358   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X24Y75.Y       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82
    SLICE_X24Y75.F3      net (fanout=1)        0.020   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82/O
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.499ns (5.363ns logic, 6.136ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.064ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iCORE_ID<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y79.F2      net (fanout=6)        0.647   icon_inst/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y79.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X15Y52.G1      net (fanout=29)       2.844   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X15Y52.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X29Y69.G3      net (fanout=10)       1.170   ila_ctrl<14>
    SLICE_X29Y69.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.XB      Tcinxb                0.352   ila_ctrl<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y73.F2      net (fanout=2)        0.614   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y73.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X24Y75.G1      net (fanout=1)        0.358   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X24Y75.Y       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82
    SLICE_X24Y75.F3      net (fanout=1)        0.020   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82/O
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.064ns (5.411ns logic, 5.653ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.026ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y79.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X38Y79.F1      net (fanout=6)        0.609   icon_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X38Y79.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X15Y52.G1      net (fanout=29)       2.844   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X15Y52.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X29Y69.G3      net (fanout=10)       1.170   ila_ctrl<14>
    SLICE_X29Y69.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.XB      Tcinxb                0.352   ila_ctrl<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y73.F2      net (fanout=2)        0.614   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y73.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X24Y75.G1      net (fanout=1)        0.358   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X24Y75.Y       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82
    SLICE_X24Y75.F3      net (fanout=1)        0.020   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82/O
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.026ns (5.411ns logic, 5.615ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X24Y75.F1), 321 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.783ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_SYNC/U_SYNC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iSYNC
                                                       icon_inst/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X47Y82.F4      net (fanout=2)        0.580   icon_inst/U0/U_ICON/iSYNC
    SLICE_X47Y82.X       Tilo                  0.612   icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X15Y52.G2      net (fanout=33)       3.394   icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X15Y52.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X29Y69.G3      net (fanout=10)       1.170   ila_ctrl<14>
    SLICE_X29Y69.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.XB      Tcinxb                0.352   ila_ctrl<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y74.F2      net (fanout=2)        0.833   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y74.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X24Y75.F1      net (fanout=1)        0.103   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.783ns (4.703ns logic, 6.080ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.348ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iCORE_ID<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y79.F2      net (fanout=6)        0.647   icon_inst/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y79.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X15Y52.G1      net (fanout=29)       2.844   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X15Y52.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X29Y69.G3      net (fanout=10)       1.170   ila_ctrl<14>
    SLICE_X29Y69.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.XB      Tcinxb                0.352   ila_ctrl<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y74.F2      net (fanout=2)        0.833   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y74.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X24Y75.F1      net (fanout=1)        0.103   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.348ns (4.751ns logic, 5.597ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.310ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y79.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X38Y79.F1      net (fanout=6)        0.609   icon_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X38Y79.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X15Y52.G1      net (fanout=29)       2.844   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X15Y52.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X29Y69.G3      net (fanout=10)       1.170   ila_ctrl<14>
    SLICE_X29Y69.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X29Y70.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X29Y71.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X29Y72.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X29Y73.XB      Tcinxb                0.352   ila_ctrl<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y74.F2      net (fanout=2)        0.833   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y74.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X24Y75.F1      net (fanout=1)        0.103   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X24Y75.CLK     Tfck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.310ns (4.751ns logic, 5.559ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_TDO_reg (SLICE_X40Y79.G1), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAM)
  Destination:          icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.529ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A to icon_inst/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Tbcko                 2.446   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    SLICE_X12Y52.G1      net (fanout=1)        1.296   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<1>
    SLICE_X12Y52.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O_2_f5
    SLICE_X27Y71.F2      net (fanout=1)        1.234   ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X27Y71.X       Tilo                  0.612   ila_ctrl<3>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X40Y78.F4      net (fanout=1)        1.058   ila_ctrl<3>
    SLICE_X40Y78.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID<1>1
                                                       icon_inst/U0/U_ICON/iCORE_ID<1>1
    SLICE_X40Y79.G1      net (fanout=1)        0.107   icon_inst/U0/U_ICON/iCORE_ID<1>1
    SLICE_X40Y79.CLK     Tgck                  1.116   icon_inst/U0/U_ICON/iTDO
                                                       icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       icon_inst/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.529ns (5.834ns logic, 3.695ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAM)
  Destination:          icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.239ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A to icon_inst/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y7.DOA0     Tbcko                 2.446   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    SLICE_X12Y52.G4      net (fanout=1)        1.006   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<0>
    SLICE_X12Y52.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O_2_f5
    SLICE_X27Y71.F2      net (fanout=1)        1.234   ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X27Y71.X       Tilo                  0.612   ila_ctrl<3>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X40Y78.F4      net (fanout=1)        1.058   ila_ctrl<3>
    SLICE_X40Y78.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID<1>1
                                                       icon_inst/U0/U_ICON/iCORE_ID<1>1
    SLICE_X40Y79.G1      net (fanout=1)        0.107   icon_inst/U0/U_ICON/iCORE_ID<1>1
    SLICE_X40Y79.CLK     Tgck                  1.116   icon_inst/U0/U_ICON/iTDO
                                                       icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       icon_inst/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.239ns (5.834ns logic, 3.405ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAM)
  Destination:          icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.126ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A to icon_inst/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Tbcko                 2.446   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    SLICE_X12Y52.F4      net (fanout=1)        0.893   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<3>
    SLICE_X12Y52.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O_3
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O_2_f5
    SLICE_X27Y71.F2      net (fanout=1)        1.234   ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X27Y71.X       Tilo                  0.612   ila_ctrl<3>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X40Y78.F4      net (fanout=1)        1.058   ila_ctrl<3>
    SLICE_X40Y78.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID<1>1
                                                       icon_inst/U0/U_ICON/iCORE_ID<1>1
    SLICE_X40Y79.G1      net (fanout=1)        0.107   icon_inst/U0/U_ICON/iCORE_ID<1>1
    SLICE_X40Y79.CLK     Tgck                  1.116   icon_inst/U0/U_ICON/iTDO
                                                       icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       icon_inst/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.126ns (5.834ns logic, 3.292ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X14Y74.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 30.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.XQ      Tcko                  0.411   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X14Y74.BY      net (fanout=1)        0.329   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X14Y74.CLK     Tdh         (-Th)     0.110   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.301ns logic, 0.329ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG (SLICE_X1Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 30.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_F_REG to vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y44.YQ       Tcko                  0.409   vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd5_out
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X1Y46.BX       net (fanout=1)        0.310   vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd5_out
    SLICE_X1Y46.CLK      Tckdi       (-Th)    -0.080   vio_inst/U0/I_VIO/INPUT_SHIFT<12>
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.489ns logic, 0.310ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/SHIFT_REG (SLICE_X67Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 30.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/S_SYNC_F_REG to vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y29.YQ      Tcko                  0.409   vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/fd5_out
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X67Y30.BX      net (fanout=1)        0.310   vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/fd5_out
    SLICE_X67Y30.CLK     Tckdi       (-Th)    -0.080   vio_inst/U0/I_VIO/INPUT_SHIFT<66>
                                                       vio_inst/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.489ns logic, 0.310ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_inst/U0/U_ICON/U_CMD/iTARGET<9>/SR
  Logical resource: icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/SR
  Location pin: SLICE_X34Y74.SR
  Clock network: icon_inst/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: icon_inst/U0/U_ICON/U_CMD/iTARGET<9>/SR
  Logical resource: icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/SR
  Location pin: SLICE_X34Y74.SR
  Clock network: icon_inst/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_inst/U0/U_ICON/U_CMD/iTARGET<9>/SR
  Logical resource: icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/SR
  Location pin: SLICE_X34Y74.SR
  Clock network: icon_inst/U0/U_ICON/iSEL
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11934 paths, 0 nets, and 5332 connections

Design statistics:
   Minimum period:  11.499ns{1}   (Maximum frequency:  86.964MHz)
   Maximum path delay from/to any node:   4.443ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 15:43:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 430 MB



