sim:/mips4712_tb/input_sw sim:/mips4712_tb/clk sim:/mips4712_tb/reset sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/address sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/output sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/sram_out sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1_out sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1_en sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/read_en sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/address sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/output sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/sram_out sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1_out sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1_en sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/read_en sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_data sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_en sim:/mips4712_tb/UUT/datapathcircuit/registerfilerega/output sim:/mips4712_tb/UUT/datapathcircuit/registerfileregb/output sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_data sim:/mips4712_tb/UUT/datapathcircuit/registerfile/wr_en sim:/mips4712_tb/UUT/datapathcircuit/registerfilerega/output sim:/mips4712_tb/UUT/datapathcircuit/registerfileregb/output sim:/mips4712_tb/UUT/datapathcircuit/alu/A sim:/mips4712_tb/UUT/datapathcircuit/alu/B sim:/mips4712_tb/UUT/datapathcircuit/alu/result sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/output sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/output sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/enable sim:/mips4712_tb/UUT/datapathcircuit/aluresultmux/s sim:/mips4712_tb/UUT/datapathcircuit/alu/A sim:/mips4712_tb/UUT/datapathcircuit/alu/B sim:/mips4712_tb/UUT/datapathcircuit/alu/result sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/output sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/output sim:/mips4712_tb/UUT/datapathcircuit/aluresultregister/enable sim:/mips4712_tb/UUT/datapathcircuit/aluresultmux/s sim:/mips4712_tb/UUT/datapathcircuit/alucontroller/op_select sim:/mips4712_tb/UUT/datapathcircuit/alucontroller/aluop sim:/mips4712_tb/UUT/datapathcircuit/alucontroller/op_select sim:/mips4712_tb/UUT/datapathcircuit/alucontroller/aluop sim:/mips4712_tb/UUT/datapathcircuit/programcounter/output sim:/mips4712_tb/UUT/datapathcircuit/programcounter/input sim:/mips4712_tb/UUT/datapathcircuit/programcountermux/s sim:/mips4712_tb/UUT/datapathcircuit/programcounter/output sim:/mips4712_tb/UUT/datapathcircuit/programcounter/input sim:/mips4712_tb/UUT/datapathcircuit/programcountermux/s sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/input sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/instructiontype sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/irwrite sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/readreg1 sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/readreg2 sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/shiftlefttwo sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/signextend sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/write_register sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/input sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/instructiontype sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/irwrite sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/readreg1 sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/readreg2 sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/shiftlefttwo sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/signextend sim:/mips4712_tb/UUT/datapathcircuit/instructionregister/write_register sim:/mips4712_tb/UUT/controllercircuit/state 