static int T_1 F_1 ( void )\r\n{\r\nreturn F_2 ( V_1 ,\r\nF_3 ( V_1 ) ) ;\r\n}\r\nvoid T_1 F_4 ( void )\r\n{\r\nif ( F_5 () ) {\r\nV_2 . V_3 &= ~ V_4 ;\r\nV_2 . V_5 = V_6 ;\r\nV_7 . V_3 &= ~ V_4 ;\r\nV_7 . V_5 = V_6 ;\r\n}\r\nF_6 ( V_8 ,\r\nF_3 ( V_8 ) ) ;\r\n}\r\nvoid T_1 F_7 ( void )\r\n{\r\nF_8 ( 0xff000000 , V_9 ) ;\r\nF_8 ( 0xc0000000 , V_10 ) ;\r\nF_8 ( 0xfffefffe , V_11 ) ;\r\nF_8 ( F_9 ( V_12 ) & ~ 0x00c00000 , V_12 ) ;\r\nF_8 ( F_9 ( V_12 ) | 0x00200000 , V_12 ) ;\r\nF_10 ( & V_13 ) ;\r\n}\r\nvoid T_1 F_11 ( int V_14 )\r\n{\r\nswitch ( V_14 ) {\r\ncase V_15 :\r\nF_8 ( F_9 ( V_12 ) | 0x00c00000 , V_12 ) ;\r\nF_10 ( & V_16 ) ;\r\nbreak;\r\ncase V_17 :\r\nF_8 ( 0x40000000 , V_18 ) ;\r\nF_8 ( 0x0000fffe , V_19 ) ;\r\nbreak;\r\ncase V_20 :\r\nF_8 ( 0x80000000 , V_18 ) ;\r\nF_8 ( 0xfffe0000 , V_19 ) ;\r\nbreak;\r\ncase V_21 :\r\nF_8 ( 0x40000000 , V_18 ) ;\r\nF_10 ( & V_22 ) ;\r\nbreak;\r\ncase V_23 :\r\nF_8 ( 0x80000000 , V_18 ) ;\r\nF_10 ( & V_24 ) ;\r\nbreak;\r\ndefault:\r\nF_12 () ;\r\n}\r\n}
