Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 27 17:23:32 2020
| Host         : rv running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_drc -file E300ArtyDevKitFPGAChip_drc_opted.rpt -pb E300ArtyDevKitFPGAChip_drc_opted.pb -rpx E300ArtyDevKitFPGAChip_drc_opted.rpx
| Design       : E300ArtyDevKitFPGAChip
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections                       | 15         |
| DPOP-1    | Warning  | PREG Output pipelining                         | 2          |
| DPOP-2    | Warning  | MREG Output pipelining                         | 2          |
| IOSR-1    | Warning  | IOB set reset sharing                          | 1          |
| PLIO-8    | Warning  | Placement Constraints Check for IO constraints | 1          |
| REQP-1617 | Warning  | use_IOB_register                               | 1          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer IOBUF/IBUF (in IOBUF macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer IOBUF_1/IBUF (in IOBUF_1 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer IOBUF_16/IBUF (in IOBUF_16 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer IOBUF_18/IBUF (in IOBUF_18 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer IOBUF_19/IBUF (in IOBUF_19 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer IOBUF_22/IBUF (in IOBUF_22 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer IOBUF_23/IBUF (in IOBUF_23 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer IOBUF_24/IBUF (in IOBUF_24 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#9 Warning
Input Buffer Connections  
Input buffer IOBUF_29/IBUF (in IOBUF_29 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#10 Warning
Input Buffer Connections  
Input buffer IOBUF_30/IBUF (in IOBUF_30 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#11 Warning
Input Buffer Connections  
Input buffer IOBUF_31/IBUF (in IOBUF_31 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#12 Warning
Input Buffer Connections  
Input buffer IOBUF_51/IBUF (in IOBUF_51 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#13 Warning
Input Buffer Connections  
Input buffer IOBUF_52/IBUF (in IOBUF_52 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#14 Warning
Input Buffer Connections  
Input buffer IOBUF_53/IBUF (in IOBUF_53 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#15 Warning
Input Buffer Connections  
Input buffer IOBUF_9/IBUF (in IOBUF_9 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP E300ArtyDevKitPlatform/sys/tile/core/div/_T_84 output E300ArtyDevKitPlatform/sys/tile/core/div/_T_84/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP E300ArtyDevKitPlatform/sys/tile/core/div/_T_84__0 output E300ArtyDevKitPlatform/sys/tile/core/div/_T_84__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP E300ArtyDevKitPlatform/sys/tile/core/div/_T_84 multiplier stage E300ArtyDevKitPlatform/sys/tile/core/div/_T_84/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP E300ArtyDevKitPlatform/sys/tile/core/div/_T_84__0 multiplier stage E300ArtyDevKitPlatform/sys/tile/core/div/_T_84__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

IOSR-1#1 Warning
IOB set reset sharing  
IO jd_4 connects to flops which have these E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/idcodeChain_io_chainIn_capture, E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irChain_io_chainIn_capture set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

PLIO-8#1 Warning
Placement Constraints Check for IO constraints  
Terminal qspi_cs has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
Related violations: <none>

REQP-1617#1 Warning
use_IOB_register  
The FDRE cell E300ArtyDevKitPlatform/sys/qspi_0_1/mac/cs_dflt_0_reg has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is property connected to an IO.
Related violations: <none>


