// Seed: 2397859461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input logic id_0,
    input tri0  id_1,
    input wire  id_2,
    input wor   id_3
);
  reg id_5;
  task id_6;
    id_5 <= #1 id_0;
  endtask : SymbolIdentifier
  assign id_6 = id_0;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_6 = 1;
endmodule
