
IR_rec_trans.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003600  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08003710  08003710  00013710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003880  08003880  00013880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003884  08003884  00013884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08003888  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002cc  20000070  080038f8  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000033c  080038f8  0002033c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002132b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000464e  00000000  00000000  000413c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000741c  00000000  00000000  00045a12  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b40  00000000  00000000  0004ce30  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f50  00000000  00000000  0004d970  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000074dc  00000000  00000000  0004e8c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000395c  00000000  00000000  00055d9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000596f8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002480  00000000  00000000  00059774  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	080036f8 	.word	0x080036f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	080036f8 	.word	0x080036f8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2iz>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d215      	bcs.n	8000a3a <__aeabi_d2iz+0x36>
 8000a0e:	d511      	bpl.n	8000a34 <__aeabi_d2iz+0x30>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d912      	bls.n	8000a40 <__aeabi_d2iz+0x3c>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2e:	bf18      	it	ne
 8000a30:	4240      	negne	r0, r0
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d105      	bne.n	8000a4c <__aeabi_d2iz+0x48>
 8000a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a44:	bf08      	it	eq
 8000a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a54:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a56:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <HAL_InitTick+0x3c>)
{
 8000a58:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a5a:	7818      	ldrb	r0, [r3, #0]
 8000a5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a60:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a64:	4a0b      	ldr	r2, [pc, #44]	; (8000a94 <HAL_InitTick+0x40>)
 8000a66:	6810      	ldr	r0, [r2, #0]
 8000a68:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a6c:	f000 f8ac 	bl	8000bc8 <HAL_SYSTICK_Config>
 8000a70:	4604      	mov	r4, r0
 8000a72:	b958      	cbnz	r0, 8000a8c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a74:	2d0f      	cmp	r5, #15
 8000a76:	d809      	bhi.n	8000a8c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a78:	4602      	mov	r2, r0
 8000a7a:	4629      	mov	r1, r5
 8000a7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a80:	f000 f854 	bl	8000b2c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a84:	4b04      	ldr	r3, [pc, #16]	; (8000a98 <HAL_InitTick+0x44>)
 8000a86:	4620      	mov	r0, r4
 8000a88:	601d      	str	r5, [r3, #0]
 8000a8a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000a8c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000a8e:	bd38      	pop	{r3, r4, r5, pc}
 8000a90:	20000000 	.word	0x20000000
 8000a94:	20000008 	.word	0x20000008
 8000a98:	20000004 	.word	0x20000004

08000a9c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a9c:	4a07      	ldr	r2, [pc, #28]	; (8000abc <HAL_Init+0x20>)
{
 8000a9e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aa0:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aa2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aa4:	f043 0310 	orr.w	r3, r3, #16
 8000aa8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aaa:	f000 f82d 	bl	8000b08 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aae:	2000      	movs	r0, #0
 8000ab0:	f7ff ffd0 	bl	8000a54 <HAL_InitTick>
  HAL_MspInit();
 8000ab4:	f002 f880 	bl	8002bb8 <HAL_MspInit>
}
 8000ab8:	2000      	movs	r0, #0
 8000aba:	bd08      	pop	{r3, pc}
 8000abc:	40022000 	.word	0x40022000

08000ac0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ac0:	4a03      	ldr	r2, [pc, #12]	; (8000ad0 <HAL_IncTick+0x10>)
 8000ac2:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <HAL_IncTick+0x14>)
 8000ac4:	6811      	ldr	r1, [r2, #0]
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	440b      	add	r3, r1
 8000aca:	6013      	str	r3, [r2, #0]
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20000098 	.word	0x20000098
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ad8:	4b01      	ldr	r3, [pc, #4]	; (8000ae0 <HAL_GetTick+0x8>)
 8000ada:	6818      	ldr	r0, [r3, #0]
}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	20000098 	.word	0x20000098

08000ae4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ae4:	b538      	push	{r3, r4, r5, lr}
 8000ae6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000ae8:	f7ff fff6 	bl	8000ad8 <HAL_GetTick>
 8000aec:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aee:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000af0:	bf1e      	ittt	ne
 8000af2:	4b04      	ldrne	r3, [pc, #16]	; (8000b04 <HAL_Delay+0x20>)
 8000af4:	781b      	ldrbne	r3, [r3, #0]
 8000af6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000af8:	f7ff ffee 	bl	8000ad8 <HAL_GetTick>
 8000afc:	1b40      	subs	r0, r0, r5
 8000afe:	4284      	cmp	r4, r0
 8000b00:	d8fa      	bhi.n	8000af8 <HAL_Delay+0x14>
  {
  }
}
 8000b02:	bd38      	pop	{r3, r4, r5, pc}
 8000b04:	20000000 	.word	0x20000000

08000b08 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b08:	4a07      	ldr	r2, [pc, #28]	; (8000b28 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b0a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b0c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b0e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b12:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b16:	041b      	lsls	r3, r3, #16
 8000b18:	0c1b      	lsrs	r3, r3, #16
 8000b1a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000b22:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000b24:	60d3      	str	r3, [r2, #12]
 8000b26:	4770      	bx	lr
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b2c:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b2e:	b530      	push	{r4, r5, lr}
 8000b30:	68dc      	ldr	r4, [r3, #12]
 8000b32:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b36:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b3a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b3c:	2b04      	cmp	r3, #4
 8000b3e:	bf28      	it	cs
 8000b40:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b42:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b44:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b48:	bf98      	it	ls
 8000b4a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b4c:	fa05 f303 	lsl.w	r3, r5, r3
 8000b50:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b54:	bf88      	it	hi
 8000b56:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b58:	4019      	ands	r1, r3
 8000b5a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b5c:	fa05 f404 	lsl.w	r4, r5, r4
 8000b60:	3c01      	subs	r4, #1
 8000b62:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000b64:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b66:	ea42 0201 	orr.w	r2, r2, r1
 8000b6a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b6e:	bfaf      	iteee	ge
 8000b70:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b74:	4b06      	ldrlt	r3, [pc, #24]	; (8000b90 <HAL_NVIC_SetPriority+0x64>)
 8000b76:	f000 000f 	andlt.w	r0, r0, #15
 8000b7a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7c:	bfa5      	ittet	ge
 8000b7e:	b2d2      	uxtbge	r2, r2
 8000b80:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b84:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b86:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000b8a:	bd30      	pop	{r4, r5, pc}
 8000b8c:	e000ed00 	.word	0xe000ed00
 8000b90:	e000ed14 	.word	0xe000ed14

08000b94 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000b94:	2301      	movs	r3, #1
 8000b96:	0942      	lsrs	r2, r0, #5
 8000b98:	f000 001f 	and.w	r0, r0, #31
 8000b9c:	fa03 f000 	lsl.w	r0, r3, r0
 8000ba0:	4b01      	ldr	r3, [pc, #4]	; (8000ba8 <HAL_NVIC_EnableIRQ+0x14>)
 8000ba2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000ba6:	4770      	bx	lr
 8000ba8:	e000e100 	.word	0xe000e100

08000bac <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000bac:	2201      	movs	r2, #1
 8000bae:	0943      	lsrs	r3, r0, #5
 8000bb0:	f000 001f 	and.w	r0, r0, #31
 8000bb4:	fa02 f000 	lsl.w	r0, r2, r0
 8000bb8:	4a02      	ldr	r2, [pc, #8]	; (8000bc4 <HAL_NVIC_DisableIRQ+0x18>)
 8000bba:	3320      	adds	r3, #32
 8000bbc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	e000e100 	.word	0xe000e100

08000bc8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bc8:	3801      	subs	r0, #1
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bce:	d20a      	bcs.n	8000be6 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bd2:	4b06      	ldr	r3, [pc, #24]	; (8000bec <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd4:	4a06      	ldr	r2, [pc, #24]	; (8000bf0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bd6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bdc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bde:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000be0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000be6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	e000e010 	.word	0xe000e010
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000bf8:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000bfa:	4616      	mov	r6, r2
 8000bfc:	4b65      	ldr	r3, [pc, #404]	; (8000d94 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bfe:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000da4 <HAL_GPIO_Init+0x1b0>
 8000c02:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000da8 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000c06:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c0a:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000c0c:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c10:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000c14:	45a0      	cmp	r8, r4
 8000c16:	d17f      	bne.n	8000d18 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000c18:	684d      	ldr	r5, [r1, #4]
 8000c1a:	2d12      	cmp	r5, #18
 8000c1c:	f000 80af 	beq.w	8000d7e <HAL_GPIO_Init+0x18a>
 8000c20:	f200 8088 	bhi.w	8000d34 <HAL_GPIO_Init+0x140>
 8000c24:	2d02      	cmp	r5, #2
 8000c26:	f000 80a7 	beq.w	8000d78 <HAL_GPIO_Init+0x184>
 8000c2a:	d87c      	bhi.n	8000d26 <HAL_GPIO_Init+0x132>
 8000c2c:	2d00      	cmp	r5, #0
 8000c2e:	f000 808e 	beq.w	8000d4e <HAL_GPIO_Init+0x15a>
 8000c32:	2d01      	cmp	r5, #1
 8000c34:	f000 809e 	beq.w	8000d74 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c38:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c3c:	2cff      	cmp	r4, #255	; 0xff
 8000c3e:	bf93      	iteet	ls
 8000c40:	4682      	movls	sl, r0
 8000c42:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000c46:	3d08      	subhi	r5, #8
 8000c48:	f8d0 b000 	ldrls.w	fp, [r0]
 8000c4c:	bf92      	itee	ls
 8000c4e:	00b5      	lslls	r5, r6, #2
 8000c50:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000c54:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c56:	fa09 f805 	lsl.w	r8, r9, r5
 8000c5a:	ea2b 0808 	bic.w	r8, fp, r8
 8000c5e:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c62:	bf88      	it	hi
 8000c64:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c68:	ea48 0505 	orr.w	r5, r8, r5
 8000c6c:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c70:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000c74:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000c78:	d04e      	beq.n	8000d18 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c7a:	4d47      	ldr	r5, [pc, #284]	; (8000d98 <HAL_GPIO_Init+0x1a4>)
 8000c7c:	4f46      	ldr	r7, [pc, #280]	; (8000d98 <HAL_GPIO_Init+0x1a4>)
 8000c7e:	69ad      	ldr	r5, [r5, #24]
 8000c80:	f026 0803 	bic.w	r8, r6, #3
 8000c84:	f045 0501 	orr.w	r5, r5, #1
 8000c88:	61bd      	str	r5, [r7, #24]
 8000c8a:	69bd      	ldr	r5, [r7, #24]
 8000c8c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000c90:	f005 0501 	and.w	r5, r5, #1
 8000c94:	9501      	str	r5, [sp, #4]
 8000c96:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c9a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c9e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000ca0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000ca4:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000ca8:	fa09 f90b 	lsl.w	r9, r9, fp
 8000cac:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cb0:	4d3a      	ldr	r5, [pc, #232]	; (8000d9c <HAL_GPIO_Init+0x1a8>)
 8000cb2:	42a8      	cmp	r0, r5
 8000cb4:	d068      	beq.n	8000d88 <HAL_GPIO_Init+0x194>
 8000cb6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cba:	42a8      	cmp	r0, r5
 8000cbc:	d066      	beq.n	8000d8c <HAL_GPIO_Init+0x198>
 8000cbe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cc2:	42a8      	cmp	r0, r5
 8000cc4:	d064      	beq.n	8000d90 <HAL_GPIO_Init+0x19c>
 8000cc6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cca:	42a8      	cmp	r0, r5
 8000ccc:	bf0c      	ite	eq
 8000cce:	2503      	moveq	r5, #3
 8000cd0:	2504      	movne	r5, #4
 8000cd2:	fa05 f50b 	lsl.w	r5, r5, fp
 8000cd6:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000cda:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000cde:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ce0:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000ce4:	bf14      	ite	ne
 8000ce6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ce8:	43a5      	biceq	r5, r4
 8000cea:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cec:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cee:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000cf2:	bf14      	ite	ne
 8000cf4:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cf6:	43a5      	biceq	r5, r4
 8000cf8:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cfa:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cfc:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d00:	bf14      	ite	ne
 8000d02:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d04:	43a5      	biceq	r5, r4
 8000d06:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d08:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d0a:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d0e:	bf14      	ite	ne
 8000d10:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d12:	ea25 0404 	biceq.w	r4, r5, r4
 8000d16:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000d18:	3601      	adds	r6, #1
 8000d1a:	2e10      	cmp	r6, #16
 8000d1c:	f47f af73 	bne.w	8000c06 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000d20:	b003      	add	sp, #12
 8000d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000d26:	2d03      	cmp	r5, #3
 8000d28:	d022      	beq.n	8000d70 <HAL_GPIO_Init+0x17c>
 8000d2a:	2d11      	cmp	r5, #17
 8000d2c:	d184      	bne.n	8000c38 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d2e:	68ca      	ldr	r2, [r1, #12]
 8000d30:	3204      	adds	r2, #4
          break;
 8000d32:	e781      	b.n	8000c38 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000d34:	4f1a      	ldr	r7, [pc, #104]	; (8000da0 <HAL_GPIO_Init+0x1ac>)
 8000d36:	42bd      	cmp	r5, r7
 8000d38:	d009      	beq.n	8000d4e <HAL_GPIO_Init+0x15a>
 8000d3a:	d812      	bhi.n	8000d62 <HAL_GPIO_Init+0x16e>
 8000d3c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000dac <HAL_GPIO_Init+0x1b8>
 8000d40:	454d      	cmp	r5, r9
 8000d42:	d004      	beq.n	8000d4e <HAL_GPIO_Init+0x15a>
 8000d44:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000d48:	454d      	cmp	r5, r9
 8000d4a:	f47f af75 	bne.w	8000c38 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d4e:	688a      	ldr	r2, [r1, #8]
 8000d50:	b1c2      	cbz	r2, 8000d84 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d52:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000d54:	bf0c      	ite	eq
 8000d56:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000d5a:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d5e:	2208      	movs	r2, #8
 8000d60:	e76a      	b.n	8000c38 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000d62:	4575      	cmp	r5, lr
 8000d64:	d0f3      	beq.n	8000d4e <HAL_GPIO_Init+0x15a>
 8000d66:	4565      	cmp	r5, ip
 8000d68:	d0f1      	beq.n	8000d4e <HAL_GPIO_Init+0x15a>
 8000d6a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000db0 <HAL_GPIO_Init+0x1bc>
 8000d6e:	e7eb      	b.n	8000d48 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d70:	2200      	movs	r2, #0
 8000d72:	e761      	b.n	8000c38 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d74:	68ca      	ldr	r2, [r1, #12]
          break;
 8000d76:	e75f      	b.n	8000c38 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d78:	68ca      	ldr	r2, [r1, #12]
 8000d7a:	3208      	adds	r2, #8
          break;
 8000d7c:	e75c      	b.n	8000c38 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d7e:	68ca      	ldr	r2, [r1, #12]
 8000d80:	320c      	adds	r2, #12
          break;
 8000d82:	e759      	b.n	8000c38 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d84:	2204      	movs	r2, #4
 8000d86:	e757      	b.n	8000c38 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d88:	2500      	movs	r5, #0
 8000d8a:	e7a2      	b.n	8000cd2 <HAL_GPIO_Init+0xde>
 8000d8c:	2501      	movs	r5, #1
 8000d8e:	e7a0      	b.n	8000cd2 <HAL_GPIO_Init+0xde>
 8000d90:	2502      	movs	r5, #2
 8000d92:	e79e      	b.n	8000cd2 <HAL_GPIO_Init+0xde>
 8000d94:	40010400 	.word	0x40010400
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	40010800 	.word	0x40010800
 8000da0:	10210000 	.word	0x10210000
 8000da4:	10310000 	.word	0x10310000
 8000da8:	10320000 	.word	0x10320000
 8000dac:	10110000 	.word	0x10110000
 8000db0:	10220000 	.word	0x10220000

08000db4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000db4:	6883      	ldr	r3, [r0, #8]
 8000db6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000db8:	bf14      	ite	ne
 8000dba:	2001      	movne	r0, #1
 8000dbc:	2000      	moveq	r0, #0
 8000dbe:	4770      	bx	lr

08000dc0 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dc0:	6803      	ldr	r3, [r0, #0]
{
 8000dc2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dc6:	07db      	lsls	r3, r3, #31
{
 8000dc8:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dca:	d410      	bmi.n	8000dee <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dcc:	682b      	ldr	r3, [r5, #0]
 8000dce:	079f      	lsls	r7, r3, #30
 8000dd0:	d45e      	bmi.n	8000e90 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dd2:	682b      	ldr	r3, [r5, #0]
 8000dd4:	0719      	lsls	r1, r3, #28
 8000dd6:	f100 8095 	bmi.w	8000f04 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dda:	682b      	ldr	r3, [r5, #0]
 8000ddc:	075a      	lsls	r2, r3, #29
 8000dde:	f100 80bf 	bmi.w	8000f60 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000de2:	69ea      	ldr	r2, [r5, #28]
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 812d 	bne.w	8001044 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000dea:	2000      	movs	r0, #0
 8000dec:	e014      	b.n	8000e18 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dee:	4c90      	ldr	r4, [pc, #576]	; (8001030 <HAL_RCC_OscConfig+0x270>)
 8000df0:	6863      	ldr	r3, [r4, #4]
 8000df2:	f003 030c 	and.w	r3, r3, #12
 8000df6:	2b04      	cmp	r3, #4
 8000df8:	d007      	beq.n	8000e0a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dfa:	6863      	ldr	r3, [r4, #4]
 8000dfc:	f003 030c 	and.w	r3, r3, #12
 8000e00:	2b08      	cmp	r3, #8
 8000e02:	d10c      	bne.n	8000e1e <HAL_RCC_OscConfig+0x5e>
 8000e04:	6863      	ldr	r3, [r4, #4]
 8000e06:	03de      	lsls	r6, r3, #15
 8000e08:	d509      	bpl.n	8000e1e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e0a:	6823      	ldr	r3, [r4, #0]
 8000e0c:	039c      	lsls	r4, r3, #14
 8000e0e:	d5dd      	bpl.n	8000dcc <HAL_RCC_OscConfig+0xc>
 8000e10:	686b      	ldr	r3, [r5, #4]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1da      	bne.n	8000dcc <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000e16:	2001      	movs	r0, #1
}
 8000e18:	b002      	add	sp, #8
 8000e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e1e:	686b      	ldr	r3, [r5, #4]
 8000e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e24:	d110      	bne.n	8000e48 <HAL_RCC_OscConfig+0x88>
 8000e26:	6823      	ldr	r3, [r4, #0]
 8000e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e2c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e2e:	f7ff fe53 	bl	8000ad8 <HAL_GetTick>
 8000e32:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e34:	6823      	ldr	r3, [r4, #0]
 8000e36:	0398      	lsls	r0, r3, #14
 8000e38:	d4c8      	bmi.n	8000dcc <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e3a:	f7ff fe4d 	bl	8000ad8 <HAL_GetTick>
 8000e3e:	1b80      	subs	r0, r0, r6
 8000e40:	2864      	cmp	r0, #100	; 0x64
 8000e42:	d9f7      	bls.n	8000e34 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000e44:	2003      	movs	r0, #3
 8000e46:	e7e7      	b.n	8000e18 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e48:	b99b      	cbnz	r3, 8000e72 <HAL_RCC_OscConfig+0xb2>
 8000e4a:	6823      	ldr	r3, [r4, #0]
 8000e4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e50:	6023      	str	r3, [r4, #0]
 8000e52:	6823      	ldr	r3, [r4, #0]
 8000e54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e58:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e5a:	f7ff fe3d 	bl	8000ad8 <HAL_GetTick>
 8000e5e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e60:	6823      	ldr	r3, [r4, #0]
 8000e62:	0399      	lsls	r1, r3, #14
 8000e64:	d5b2      	bpl.n	8000dcc <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e66:	f7ff fe37 	bl	8000ad8 <HAL_GetTick>
 8000e6a:	1b80      	subs	r0, r0, r6
 8000e6c:	2864      	cmp	r0, #100	; 0x64
 8000e6e:	d9f7      	bls.n	8000e60 <HAL_RCC_OscConfig+0xa0>
 8000e70:	e7e8      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e72:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e76:	6823      	ldr	r3, [r4, #0]
 8000e78:	d103      	bne.n	8000e82 <HAL_RCC_OscConfig+0xc2>
 8000e7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e7e:	6023      	str	r3, [r4, #0]
 8000e80:	e7d1      	b.n	8000e26 <HAL_RCC_OscConfig+0x66>
 8000e82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e86:	6023      	str	r3, [r4, #0]
 8000e88:	6823      	ldr	r3, [r4, #0]
 8000e8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e8e:	e7cd      	b.n	8000e2c <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e90:	4c67      	ldr	r4, [pc, #412]	; (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e92:	6863      	ldr	r3, [r4, #4]
 8000e94:	f013 0f0c 	tst.w	r3, #12
 8000e98:	d007      	beq.n	8000eaa <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e9a:	6863      	ldr	r3, [r4, #4]
 8000e9c:	f003 030c 	and.w	r3, r3, #12
 8000ea0:	2b08      	cmp	r3, #8
 8000ea2:	d110      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x106>
 8000ea4:	6863      	ldr	r3, [r4, #4]
 8000ea6:	03da      	lsls	r2, r3, #15
 8000ea8:	d40d      	bmi.n	8000ec6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eaa:	6823      	ldr	r3, [r4, #0]
 8000eac:	079b      	lsls	r3, r3, #30
 8000eae:	d502      	bpl.n	8000eb6 <HAL_RCC_OscConfig+0xf6>
 8000eb0:	692b      	ldr	r3, [r5, #16]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d1af      	bne.n	8000e16 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb6:	6823      	ldr	r3, [r4, #0]
 8000eb8:	696a      	ldr	r2, [r5, #20]
 8000eba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ebe:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ec2:	6023      	str	r3, [r4, #0]
 8000ec4:	e785      	b.n	8000dd2 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ec6:	692a      	ldr	r2, [r5, #16]
 8000ec8:	4b5a      	ldr	r3, [pc, #360]	; (8001034 <HAL_RCC_OscConfig+0x274>)
 8000eca:	b16a      	cbz	r2, 8000ee8 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000ecc:	2201      	movs	r2, #1
 8000ece:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ed0:	f7ff fe02 	bl	8000ad8 <HAL_GetTick>
 8000ed4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ed6:	6823      	ldr	r3, [r4, #0]
 8000ed8:	079f      	lsls	r7, r3, #30
 8000eda:	d4ec      	bmi.n	8000eb6 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000edc:	f7ff fdfc 	bl	8000ad8 <HAL_GetTick>
 8000ee0:	1b80      	subs	r0, r0, r6
 8000ee2:	2802      	cmp	r0, #2
 8000ee4:	d9f7      	bls.n	8000ed6 <HAL_RCC_OscConfig+0x116>
 8000ee6:	e7ad      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000ee8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000eea:	f7ff fdf5 	bl	8000ad8 <HAL_GetTick>
 8000eee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ef0:	6823      	ldr	r3, [r4, #0]
 8000ef2:	0798      	lsls	r0, r3, #30
 8000ef4:	f57f af6d 	bpl.w	8000dd2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ef8:	f7ff fdee 	bl	8000ad8 <HAL_GetTick>
 8000efc:	1b80      	subs	r0, r0, r6
 8000efe:	2802      	cmp	r0, #2
 8000f00:	d9f6      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x130>
 8000f02:	e79f      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f04:	69aa      	ldr	r2, [r5, #24]
 8000f06:	4c4a      	ldr	r4, [pc, #296]	; (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f08:	4b4b      	ldr	r3, [pc, #300]	; (8001038 <HAL_RCC_OscConfig+0x278>)
 8000f0a:	b1da      	cbz	r2, 8000f44 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f10:	f7ff fde2 	bl	8000ad8 <HAL_GetTick>
 8000f14:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f18:	079b      	lsls	r3, r3, #30
 8000f1a:	d50d      	bpl.n	8000f38 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f1c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000f20:	4b46      	ldr	r3, [pc, #280]	; (800103c <HAL_RCC_OscConfig+0x27c>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f28:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000f2a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000f2c:	9b01      	ldr	r3, [sp, #4]
 8000f2e:	1e5a      	subs	r2, r3, #1
 8000f30:	9201      	str	r2, [sp, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d1f9      	bne.n	8000f2a <HAL_RCC_OscConfig+0x16a>
 8000f36:	e750      	b.n	8000dda <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f38:	f7ff fdce 	bl	8000ad8 <HAL_GetTick>
 8000f3c:	1b80      	subs	r0, r0, r6
 8000f3e:	2802      	cmp	r0, #2
 8000f40:	d9e9      	bls.n	8000f16 <HAL_RCC_OscConfig+0x156>
 8000f42:	e77f      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000f44:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f46:	f7ff fdc7 	bl	8000ad8 <HAL_GetTick>
 8000f4a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f4e:	079f      	lsls	r7, r3, #30
 8000f50:	f57f af43 	bpl.w	8000dda <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f54:	f7ff fdc0 	bl	8000ad8 <HAL_GetTick>
 8000f58:	1b80      	subs	r0, r0, r6
 8000f5a:	2802      	cmp	r0, #2
 8000f5c:	d9f6      	bls.n	8000f4c <HAL_RCC_OscConfig+0x18c>
 8000f5e:	e771      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f60:	4c33      	ldr	r4, [pc, #204]	; (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f62:	69e3      	ldr	r3, [r4, #28]
 8000f64:	00d8      	lsls	r0, r3, #3
 8000f66:	d424      	bmi.n	8000fb2 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000f68:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f6a:	69e3      	ldr	r3, [r4, #28]
 8000f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f70:	61e3      	str	r3, [r4, #28]
 8000f72:	69e3      	ldr	r3, [r4, #28]
 8000f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f7c:	4e30      	ldr	r6, [pc, #192]	; (8001040 <HAL_RCC_OscConfig+0x280>)
 8000f7e:	6833      	ldr	r3, [r6, #0]
 8000f80:	05d9      	lsls	r1, r3, #23
 8000f82:	d518      	bpl.n	8000fb6 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f84:	68eb      	ldr	r3, [r5, #12]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d126      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x218>
 8000f8a:	6a23      	ldr	r3, [r4, #32]
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000f92:	f7ff fda1 	bl	8000ad8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f96:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000f9a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f9c:	6a23      	ldr	r3, [r4, #32]
 8000f9e:	079b      	lsls	r3, r3, #30
 8000fa0:	d53f      	bpl.n	8001022 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000fa2:	2f00      	cmp	r7, #0
 8000fa4:	f43f af1d 	beq.w	8000de2 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fa8:	69e3      	ldr	r3, [r4, #28]
 8000faa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fae:	61e3      	str	r3, [r4, #28]
 8000fb0:	e717      	b.n	8000de2 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000fb2:	2700      	movs	r7, #0
 8000fb4:	e7e2      	b.n	8000f7c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fb6:	6833      	ldr	r3, [r6, #0]
 8000fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fbc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000fbe:	f7ff fd8b 	bl	8000ad8 <HAL_GetTick>
 8000fc2:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc4:	6833      	ldr	r3, [r6, #0]
 8000fc6:	05da      	lsls	r2, r3, #23
 8000fc8:	d4dc      	bmi.n	8000f84 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fca:	f7ff fd85 	bl	8000ad8 <HAL_GetTick>
 8000fce:	eba0 0008 	sub.w	r0, r0, r8
 8000fd2:	2864      	cmp	r0, #100	; 0x64
 8000fd4:	d9f6      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x204>
 8000fd6:	e735      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fd8:	b9ab      	cbnz	r3, 8001006 <HAL_RCC_OscConfig+0x246>
 8000fda:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fdc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fe0:	f023 0301 	bic.w	r3, r3, #1
 8000fe4:	6223      	str	r3, [r4, #32]
 8000fe6:	6a23      	ldr	r3, [r4, #32]
 8000fe8:	f023 0304 	bic.w	r3, r3, #4
 8000fec:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000fee:	f7ff fd73 	bl	8000ad8 <HAL_GetTick>
 8000ff2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ff4:	6a23      	ldr	r3, [r4, #32]
 8000ff6:	0798      	lsls	r0, r3, #30
 8000ff8:	d5d3      	bpl.n	8000fa2 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ffa:	f7ff fd6d 	bl	8000ad8 <HAL_GetTick>
 8000ffe:	1b80      	subs	r0, r0, r6
 8001000:	4540      	cmp	r0, r8
 8001002:	d9f7      	bls.n	8000ff4 <HAL_RCC_OscConfig+0x234>
 8001004:	e71e      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001006:	2b05      	cmp	r3, #5
 8001008:	6a23      	ldr	r3, [r4, #32]
 800100a:	d103      	bne.n	8001014 <HAL_RCC_OscConfig+0x254>
 800100c:	f043 0304 	orr.w	r3, r3, #4
 8001010:	6223      	str	r3, [r4, #32]
 8001012:	e7ba      	b.n	8000f8a <HAL_RCC_OscConfig+0x1ca>
 8001014:	f023 0301 	bic.w	r3, r3, #1
 8001018:	6223      	str	r3, [r4, #32]
 800101a:	6a23      	ldr	r3, [r4, #32]
 800101c:	f023 0304 	bic.w	r3, r3, #4
 8001020:	e7b6      	b.n	8000f90 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001022:	f7ff fd59 	bl	8000ad8 <HAL_GetTick>
 8001026:	eba0 0008 	sub.w	r0, r0, r8
 800102a:	42b0      	cmp	r0, r6
 800102c:	d9b6      	bls.n	8000f9c <HAL_RCC_OscConfig+0x1dc>
 800102e:	e709      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
 8001030:	40021000 	.word	0x40021000
 8001034:	42420000 	.word	0x42420000
 8001038:	42420480 	.word	0x42420480
 800103c:	20000008 	.word	0x20000008
 8001040:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001044:	4c22      	ldr	r4, [pc, #136]	; (80010d0 <HAL_RCC_OscConfig+0x310>)
 8001046:	6863      	ldr	r3, [r4, #4]
 8001048:	f003 030c 	and.w	r3, r3, #12
 800104c:	2b08      	cmp	r3, #8
 800104e:	f43f aee2 	beq.w	8000e16 <HAL_RCC_OscConfig+0x56>
 8001052:	2300      	movs	r3, #0
 8001054:	4e1f      	ldr	r6, [pc, #124]	; (80010d4 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001056:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001058:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800105a:	d12b      	bne.n	80010b4 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800105c:	f7ff fd3c 	bl	8000ad8 <HAL_GetTick>
 8001060:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001062:	6823      	ldr	r3, [r4, #0]
 8001064:	0199      	lsls	r1, r3, #6
 8001066:	d41f      	bmi.n	80010a8 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001068:	6a2b      	ldr	r3, [r5, #32]
 800106a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800106e:	d105      	bne.n	800107c <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001070:	6862      	ldr	r2, [r4, #4]
 8001072:	68a9      	ldr	r1, [r5, #8]
 8001074:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001078:	430a      	orrs	r2, r1
 800107a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800107c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800107e:	6862      	ldr	r2, [r4, #4]
 8001080:	430b      	orrs	r3, r1
 8001082:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001086:	4313      	orrs	r3, r2
 8001088:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800108a:	2301      	movs	r3, #1
 800108c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800108e:	f7ff fd23 	bl	8000ad8 <HAL_GetTick>
 8001092:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001094:	6823      	ldr	r3, [r4, #0]
 8001096:	019a      	lsls	r2, r3, #6
 8001098:	f53f aea7 	bmi.w	8000dea <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800109c:	f7ff fd1c 	bl	8000ad8 <HAL_GetTick>
 80010a0:	1b40      	subs	r0, r0, r5
 80010a2:	2802      	cmp	r0, #2
 80010a4:	d9f6      	bls.n	8001094 <HAL_RCC_OscConfig+0x2d4>
 80010a6:	e6cd      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010a8:	f7ff fd16 	bl	8000ad8 <HAL_GetTick>
 80010ac:	1bc0      	subs	r0, r0, r7
 80010ae:	2802      	cmp	r0, #2
 80010b0:	d9d7      	bls.n	8001062 <HAL_RCC_OscConfig+0x2a2>
 80010b2:	e6c7      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80010b4:	f7ff fd10 	bl	8000ad8 <HAL_GetTick>
 80010b8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ba:	6823      	ldr	r3, [r4, #0]
 80010bc:	019b      	lsls	r3, r3, #6
 80010be:	f57f ae94 	bpl.w	8000dea <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010c2:	f7ff fd09 	bl	8000ad8 <HAL_GetTick>
 80010c6:	1b40      	subs	r0, r0, r5
 80010c8:	2802      	cmp	r0, #2
 80010ca:	d9f6      	bls.n	80010ba <HAL_RCC_OscConfig+0x2fa>
 80010cc:	e6ba      	b.n	8000e44 <HAL_RCC_OscConfig+0x84>
 80010ce:	bf00      	nop
 80010d0:	40021000 	.word	0x40021000
 80010d4:	42420060 	.word	0x42420060

080010d8 <HAL_RCC_GetSysClockFreq>:
{
 80010d8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80010da:	4b19      	ldr	r3, [pc, #100]	; (8001140 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80010dc:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80010de:	ac02      	add	r4, sp, #8
 80010e0:	f103 0510 	add.w	r5, r3, #16
 80010e4:	4622      	mov	r2, r4
 80010e6:	6818      	ldr	r0, [r3, #0]
 80010e8:	6859      	ldr	r1, [r3, #4]
 80010ea:	3308      	adds	r3, #8
 80010ec:	c203      	stmia	r2!, {r0, r1}
 80010ee:	42ab      	cmp	r3, r5
 80010f0:	4614      	mov	r4, r2
 80010f2:	d1f7      	bne.n	80010e4 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80010f4:	2301      	movs	r3, #1
 80010f6:	f88d 3004 	strb.w	r3, [sp, #4]
 80010fa:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80010fc:	4911      	ldr	r1, [pc, #68]	; (8001144 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80010fe:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001102:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001104:	f003 020c 	and.w	r2, r3, #12
 8001108:	2a08      	cmp	r2, #8
 800110a:	d117      	bne.n	800113c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800110c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001110:	a806      	add	r0, sp, #24
 8001112:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001114:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001116:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800111a:	d50c      	bpl.n	8001136 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800111c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800111e:	480a      	ldr	r0, [pc, #40]	; (8001148 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001120:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001124:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001126:	aa06      	add	r2, sp, #24
 8001128:	4413      	add	r3, r2
 800112a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800112e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001132:	b007      	add	sp, #28
 8001134:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001136:	4805      	ldr	r0, [pc, #20]	; (800114c <HAL_RCC_GetSysClockFreq+0x74>)
 8001138:	4350      	muls	r0, r2
 800113a:	e7fa      	b.n	8001132 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 800113c:	4802      	ldr	r0, [pc, #8]	; (8001148 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800113e:	e7f8      	b.n	8001132 <HAL_RCC_GetSysClockFreq+0x5a>
 8001140:	08003710 	.word	0x08003710
 8001144:	40021000 	.word	0x40021000
 8001148:	007a1200 	.word	0x007a1200
 800114c:	003d0900 	.word	0x003d0900

08001150 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001150:	4a54      	ldr	r2, [pc, #336]	; (80012a4 <HAL_RCC_ClockConfig+0x154>)
{
 8001152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001156:	6813      	ldr	r3, [r2, #0]
{
 8001158:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800115a:	f003 0307 	and.w	r3, r3, #7
 800115e:	428b      	cmp	r3, r1
{
 8001160:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001162:	d32a      	bcc.n	80011ba <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001164:	6829      	ldr	r1, [r5, #0]
 8001166:	078c      	lsls	r4, r1, #30
 8001168:	d434      	bmi.n	80011d4 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800116a:	07ca      	lsls	r2, r1, #31
 800116c:	d447      	bmi.n	80011fe <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800116e:	4a4d      	ldr	r2, [pc, #308]	; (80012a4 <HAL_RCC_ClockConfig+0x154>)
 8001170:	6813      	ldr	r3, [r2, #0]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	429e      	cmp	r6, r3
 8001178:	f0c0 8082 	bcc.w	8001280 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800117c:	682a      	ldr	r2, [r5, #0]
 800117e:	4c4a      	ldr	r4, [pc, #296]	; (80012a8 <HAL_RCC_ClockConfig+0x158>)
 8001180:	f012 0f04 	tst.w	r2, #4
 8001184:	f040 8087 	bne.w	8001296 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001188:	0713      	lsls	r3, r2, #28
 800118a:	d506      	bpl.n	800119a <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800118c:	6863      	ldr	r3, [r4, #4]
 800118e:	692a      	ldr	r2, [r5, #16]
 8001190:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001194:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001198:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800119a:	f7ff ff9d 	bl	80010d8 <HAL_RCC_GetSysClockFreq>
 800119e:	6863      	ldr	r3, [r4, #4]
 80011a0:	4a42      	ldr	r2, [pc, #264]	; (80012ac <HAL_RCC_ClockConfig+0x15c>)
 80011a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80011a6:	5cd3      	ldrb	r3, [r2, r3]
 80011a8:	40d8      	lsrs	r0, r3
 80011aa:	4b41      	ldr	r3, [pc, #260]	; (80012b0 <HAL_RCC_ClockConfig+0x160>)
 80011ac:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80011ae:	2000      	movs	r0, #0
 80011b0:	f7ff fc50 	bl	8000a54 <HAL_InitTick>
  return HAL_OK;
 80011b4:	2000      	movs	r0, #0
}
 80011b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ba:	6813      	ldr	r3, [r2, #0]
 80011bc:	f023 0307 	bic.w	r3, r3, #7
 80011c0:	430b      	orrs	r3, r1
 80011c2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011c4:	6813      	ldr	r3, [r2, #0]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	4299      	cmp	r1, r3
 80011cc:	d0ca      	beq.n	8001164 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80011ce:	2001      	movs	r0, #1
 80011d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011d4:	4b34      	ldr	r3, [pc, #208]	; (80012a8 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d6:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011da:	bf1e      	ittt	ne
 80011dc:	685a      	ldrne	r2, [r3, #4]
 80011de:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80011e2:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011e4:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011e6:	bf42      	ittt	mi
 80011e8:	685a      	ldrmi	r2, [r3, #4]
 80011ea:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80011ee:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	68a8      	ldr	r0, [r5, #8]
 80011f4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80011f8:	4302      	orrs	r2, r0
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	e7b5      	b.n	800116a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011fe:	686a      	ldr	r2, [r5, #4]
 8001200:	4c29      	ldr	r4, [pc, #164]	; (80012a8 <HAL_RCC_ClockConfig+0x158>)
 8001202:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001204:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001206:	d11c      	bne.n	8001242 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001208:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800120c:	d0df      	beq.n	80011ce <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800120e:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001210:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001214:	f023 0303 	bic.w	r3, r3, #3
 8001218:	4313      	orrs	r3, r2
 800121a:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800121c:	f7ff fc5c 	bl	8000ad8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001220:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001222:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001224:	2b01      	cmp	r3, #1
 8001226:	d114      	bne.n	8001252 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001228:	6863      	ldr	r3, [r4, #4]
 800122a:	f003 030c 	and.w	r3, r3, #12
 800122e:	2b04      	cmp	r3, #4
 8001230:	d09d      	beq.n	800116e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001232:	f7ff fc51 	bl	8000ad8 <HAL_GetTick>
 8001236:	1bc0      	subs	r0, r0, r7
 8001238:	4540      	cmp	r0, r8
 800123a:	d9f5      	bls.n	8001228 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 800123c:	2003      	movs	r0, #3
 800123e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001242:	2a02      	cmp	r2, #2
 8001244:	d102      	bne.n	800124c <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001246:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800124a:	e7df      	b.n	800120c <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800124c:	f013 0f02 	tst.w	r3, #2
 8001250:	e7dc      	b.n	800120c <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001252:	2b02      	cmp	r3, #2
 8001254:	d10f      	bne.n	8001276 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001256:	6863      	ldr	r3, [r4, #4]
 8001258:	f003 030c 	and.w	r3, r3, #12
 800125c:	2b08      	cmp	r3, #8
 800125e:	d086      	beq.n	800116e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001260:	f7ff fc3a 	bl	8000ad8 <HAL_GetTick>
 8001264:	1bc0      	subs	r0, r0, r7
 8001266:	4540      	cmp	r0, r8
 8001268:	d9f5      	bls.n	8001256 <HAL_RCC_ClockConfig+0x106>
 800126a:	e7e7      	b.n	800123c <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800126c:	f7ff fc34 	bl	8000ad8 <HAL_GetTick>
 8001270:	1bc0      	subs	r0, r0, r7
 8001272:	4540      	cmp	r0, r8
 8001274:	d8e2      	bhi.n	800123c <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001276:	6863      	ldr	r3, [r4, #4]
 8001278:	f013 0f0c 	tst.w	r3, #12
 800127c:	d1f6      	bne.n	800126c <HAL_RCC_ClockConfig+0x11c>
 800127e:	e776      	b.n	800116e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001280:	6813      	ldr	r3, [r2, #0]
 8001282:	f023 0307 	bic.w	r3, r3, #7
 8001286:	4333      	orrs	r3, r6
 8001288:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800128a:	6813      	ldr	r3, [r2, #0]
 800128c:	f003 0307 	and.w	r3, r3, #7
 8001290:	429e      	cmp	r6, r3
 8001292:	d19c      	bne.n	80011ce <HAL_RCC_ClockConfig+0x7e>
 8001294:	e772      	b.n	800117c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001296:	6863      	ldr	r3, [r4, #4]
 8001298:	68e9      	ldr	r1, [r5, #12]
 800129a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800129e:	430b      	orrs	r3, r1
 80012a0:	6063      	str	r3, [r4, #4]
 80012a2:	e771      	b.n	8001188 <HAL_RCC_ClockConfig+0x38>
 80012a4:	40022000 	.word	0x40022000
 80012a8:	40021000 	.word	0x40021000
 80012ac:	08003833 	.word	0x08003833
 80012b0:	20000008 	.word	0x20000008

080012b4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012b4:	4b04      	ldr	r3, [pc, #16]	; (80012c8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80012b6:	4a05      	ldr	r2, [pc, #20]	; (80012cc <HAL_RCC_GetPCLK1Freq+0x18>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80012be:	5cd3      	ldrb	r3, [r2, r3]
 80012c0:	4a03      	ldr	r2, [pc, #12]	; (80012d0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80012c2:	6810      	ldr	r0, [r2, #0]
}    
 80012c4:	40d8      	lsrs	r0, r3
 80012c6:	4770      	bx	lr
 80012c8:	40021000 	.word	0x40021000
 80012cc:	08003843 	.word	0x08003843
 80012d0:	20000008 	.word	0x20000008

080012d4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80012d4:	4b04      	ldr	r3, [pc, #16]	; (80012e8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80012d6:	4a05      	ldr	r2, [pc, #20]	; (80012ec <HAL_RCC_GetPCLK2Freq+0x18>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80012de:	5cd3      	ldrb	r3, [r2, r3]
 80012e0:	4a03      	ldr	r2, [pc, #12]	; (80012f0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80012e2:	6810      	ldr	r0, [r2, #0]
} 
 80012e4:	40d8      	lsrs	r0, r3
 80012e6:	4770      	bx	lr
 80012e8:	40021000 	.word	0x40021000
 80012ec:	08003843 	.word	0x08003843
 80012f0:	20000008 	.word	0x20000008

080012f4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80012f4:	6a03      	ldr	r3, [r0, #32]
{
 80012f6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80012f8:	f023 0301 	bic.w	r3, r3, #1
 80012fc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80012fe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001300:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001302:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001304:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001306:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800130a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800130c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800130e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001312:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001314:	4d0a      	ldr	r5, [pc, #40]	; (8001340 <TIM_OC1_SetConfig+0x4c>)
 8001316:	42a8      	cmp	r0, r5
 8001318:	d10b      	bne.n	8001332 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800131a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800131c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001320:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001322:	698e      	ldr	r6, [r1, #24]
 8001324:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001326:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800132a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800132c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001330:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001332:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001334:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001336:	684a      	ldr	r2, [r1, #4]
 8001338:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800133a:	6203      	str	r3, [r0, #32]
 800133c:	bd70      	pop	{r4, r5, r6, pc}
 800133e:	bf00      	nop
 8001340:	40012c00 	.word	0x40012c00

08001344 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001344:	6a03      	ldr	r3, [r0, #32]
{
 8001346:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001348:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800134c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800134e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001350:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001352:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001354:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001356:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800135a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800135c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800135e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001362:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001366:	4d0b      	ldr	r5, [pc, #44]	; (8001394 <TIM_OC3_SetConfig+0x50>)
 8001368:	42a8      	cmp	r0, r5
 800136a:	d10d      	bne.n	8001388 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800136c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800136e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001372:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001376:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001378:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800137a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800137e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001380:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001384:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001388:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800138a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800138c:	684a      	ldr	r2, [r1, #4]
 800138e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001390:	6203      	str	r3, [r0, #32]
 8001392:	bd70      	pop	{r4, r5, r6, pc}
 8001394:	40012c00 	.word	0x40012c00

08001398 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001398:	6a03      	ldr	r3, [r0, #32]
{
 800139a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800139c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013a0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013a2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80013a4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80013a6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013a8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80013aa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013ae:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80013b2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80013b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80013b8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80013bc:	4d06      	ldr	r5, [pc, #24]	; (80013d8 <TIM_OC4_SetConfig+0x40>)
 80013be:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80013c0:	bf02      	ittt	eq
 80013c2:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80013c4:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80013c8:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013cc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80013ce:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80013d0:	684a      	ldr	r2, [r1, #4]
 80013d2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013d4:	6203      	str	r3, [r0, #32]
 80013d6:	bd30      	pop	{r4, r5, pc}
 80013d8:	40012c00 	.word	0x40012c00

080013dc <HAL_TIM_Base_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 80013dc:	2302      	movs	r3, #2
  __HAL_TIM_DISABLE(htim);
 80013de:	f241 1211 	movw	r2, #4369	; 0x1111
{
 80013e2:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 80013e4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80013e8:	6803      	ldr	r3, [r0, #0]
{
 80013ea:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 80013ec:	6a19      	ldr	r1, [r3, #32]
 80013ee:	4211      	tst	r1, r2
 80013f0:	d108      	bne.n	8001404 <HAL_TIM_Base_DeInit+0x28>
 80013f2:	f240 4244 	movw	r2, #1092	; 0x444
 80013f6:	6a19      	ldr	r1, [r3, #32]
 80013f8:	4211      	tst	r1, r2
 80013fa:	bf02      	ittt	eq
 80013fc:	681a      	ldreq	r2, [r3, #0]
 80013fe:	f022 0201 	biceq.w	r2, r2, #1
 8001402:	601a      	streq	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 8001404:	4620      	mov	r0, r4
 8001406:	f001 fc3d 	bl	8002c84 <HAL_TIM_Base_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 800140a:	2000      	movs	r0, #0
 800140c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001410:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001414:	bd10      	pop	{r4, pc}

08001416 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001416:	6803      	ldr	r3, [r0, #0]
}
 8001418:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800141a:	68da      	ldr	r2, [r3, #12]
 800141c:	f042 0201 	orr.w	r2, r2, #1
 8001420:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	f042 0201 	orr.w	r2, r2, #1
 8001428:	601a      	str	r2, [r3, #0]
}
 800142a:	4770      	bx	lr

0800142c <HAL_TIM_PWM_MspInit>:
 800142c:	4770      	bx	lr

0800142e <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800142e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001432:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001434:	2b01      	cmp	r3, #1
 8001436:	f04f 0302 	mov.w	r3, #2
 800143a:	d01c      	beq.n	8001476 <HAL_TIM_ConfigClockSource+0x48>
 800143c:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800143e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001442:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001444:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001448:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800144a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800144e:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001452:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001454:	680a      	ldr	r2, [r1, #0]
 8001456:	2a40      	cmp	r2, #64	; 0x40
 8001458:	d079      	beq.n	800154e <HAL_TIM_ConfigClockSource+0x120>
 800145a:	d819      	bhi.n	8001490 <HAL_TIM_ConfigClockSource+0x62>
 800145c:	2a10      	cmp	r2, #16
 800145e:	f000 8093 	beq.w	8001588 <HAL_TIM_ConfigClockSource+0x15a>
 8001462:	d80a      	bhi.n	800147a <HAL_TIM_ConfigClockSource+0x4c>
 8001464:	2a00      	cmp	r2, #0
 8001466:	f000 8089 	beq.w	800157c <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 800146a:	2301      	movs	r3, #1
 800146c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001470:	2300      	movs	r3, #0
 8001472:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001476:	4618      	mov	r0, r3
}
 8001478:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800147a:	2a20      	cmp	r2, #32
 800147c:	f000 808a 	beq.w	8001594 <HAL_TIM_ConfigClockSource+0x166>
 8001480:	2a30      	cmp	r2, #48	; 0x30
 8001482:	d1f2      	bne.n	800146a <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001484:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001486:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800148a:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800148e:	e036      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001490:	2a70      	cmp	r2, #112	; 0x70
 8001492:	d036      	beq.n	8001502 <HAL_TIM_ConfigClockSource+0xd4>
 8001494:	d81b      	bhi.n	80014ce <HAL_TIM_ConfigClockSource+0xa0>
 8001496:	2a50      	cmp	r2, #80	; 0x50
 8001498:	d042      	beq.n	8001520 <HAL_TIM_ConfigClockSource+0xf2>
 800149a:	2a60      	cmp	r2, #96	; 0x60
 800149c:	d1e5      	bne.n	800146a <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800149e:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80014a0:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80014a2:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80014a6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80014a8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80014aa:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80014ac:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80014ae:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80014b2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80014b6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80014ba:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80014be:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80014c0:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80014c2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80014c8:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80014cc:	e017      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80014ce:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80014d2:	d011      	beq.n	80014f8 <HAL_TIM_ConfigClockSource+0xca>
 80014d4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80014d8:	d1c7      	bne.n	800146a <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80014da:	688a      	ldr	r2, [r1, #8]
 80014dc:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80014de:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80014e0:	68c9      	ldr	r1, [r1, #12]
 80014e2:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80014e4:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80014e8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80014ec:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80014ee:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80014f0:	689a      	ldr	r2, [r3, #8]
 80014f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80014f6:	e002      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	e7b3      	b.n	800146a <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001502:	688a      	ldr	r2, [r1, #8]
 8001504:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001506:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001508:	68c9      	ldr	r1, [r1, #12]
 800150a:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800150c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001510:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001514:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001516:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001518:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800151a:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800151e:	e7ee      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001520:	684c      	ldr	r4, [r1, #4]
 8001522:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001524:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001526:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001528:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800152c:	f025 0501 	bic.w	r5, r5, #1
 8001530:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001532:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001534:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001536:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800153a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800153e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001540:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001542:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001544:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001548:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800154c:	e7d7      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800154e:	684c      	ldr	r4, [r1, #4]
 8001550:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001552:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001554:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001556:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800155a:	f025 0501 	bic.w	r5, r5, #1
 800155e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001560:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001562:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001564:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001568:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800156c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800156e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001570:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001572:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001576:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800157a:	e7c0      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800157c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800157e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001582:	f042 0207 	orr.w	r2, r2, #7
 8001586:	e7ba      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001588:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800158a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800158e:	f042 0217 	orr.w	r2, r2, #23
 8001592:	e7b4      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001594:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001596:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800159a:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 800159e:	e7ae      	b.n	80014fe <HAL_TIM_ConfigClockSource+0xd0>

080015a0 <HAL_TIM_OC_DelayElapsedCallback>:
 80015a0:	4770      	bx	lr

080015a2 <HAL_TIM_IC_CaptureCallback>:
 80015a2:	4770      	bx	lr

080015a4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80015a4:	4770      	bx	lr

080015a6 <HAL_TIM_TriggerCallback>:
 80015a6:	4770      	bx	lr

080015a8 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015a8:	6803      	ldr	r3, [r0, #0]
{
 80015aa:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015ac:	691a      	ldr	r2, [r3, #16]
{
 80015ae:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015b0:	0791      	lsls	r1, r2, #30
 80015b2:	d50e      	bpl.n	80015d2 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80015b4:	68da      	ldr	r2, [r3, #12]
 80015b6:	0792      	lsls	r2, r2, #30
 80015b8:	d50b      	bpl.n	80015d2 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80015ba:	f06f 0202 	mvn.w	r2, #2
 80015be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015c0:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015c2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015c4:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015c6:	079b      	lsls	r3, r3, #30
 80015c8:	d077      	beq.n	80016ba <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80015ca:	f7ff ffea 	bl	80015a2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015ce:	2300      	movs	r3, #0
 80015d0:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80015d2:	6823      	ldr	r3, [r4, #0]
 80015d4:	691a      	ldr	r2, [r3, #16]
 80015d6:	0750      	lsls	r0, r2, #29
 80015d8:	d510      	bpl.n	80015fc <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80015da:	68da      	ldr	r2, [r3, #12]
 80015dc:	0751      	lsls	r1, r2, #29
 80015de:	d50d      	bpl.n	80015fc <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80015e0:	f06f 0204 	mvn.w	r2, #4
 80015e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80015e6:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80015e8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80015ea:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80015ec:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80015f0:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80015f2:	d068      	beq.n	80016c6 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80015f4:	f7ff ffd5 	bl	80015a2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015f8:	2300      	movs	r3, #0
 80015fa:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80015fc:	6823      	ldr	r3, [r4, #0]
 80015fe:	691a      	ldr	r2, [r3, #16]
 8001600:	0712      	lsls	r2, r2, #28
 8001602:	d50f      	bpl.n	8001624 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001604:	68da      	ldr	r2, [r3, #12]
 8001606:	0710      	lsls	r0, r2, #28
 8001608:	d50c      	bpl.n	8001624 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800160a:	f06f 0208 	mvn.w	r2, #8
 800160e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001610:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001612:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001614:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001616:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001618:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800161a:	d05a      	beq.n	80016d2 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800161c:	f7ff ffc1 	bl	80015a2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001620:	2300      	movs	r3, #0
 8001622:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	691a      	ldr	r2, [r3, #16]
 8001628:	06d2      	lsls	r2, r2, #27
 800162a:	d510      	bpl.n	800164e <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800162c:	68da      	ldr	r2, [r3, #12]
 800162e:	06d0      	lsls	r0, r2, #27
 8001630:	d50d      	bpl.n	800164e <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001632:	f06f 0210 	mvn.w	r2, #16
 8001636:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001638:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800163a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800163c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800163e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001642:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001644:	d04b      	beq.n	80016de <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001646:	f7ff ffac 	bl	80015a2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800164a:	2300      	movs	r3, #0
 800164c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800164e:	6823      	ldr	r3, [r4, #0]
 8001650:	691a      	ldr	r2, [r3, #16]
 8001652:	07d1      	lsls	r1, r2, #31
 8001654:	d508      	bpl.n	8001668 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	07d2      	lsls	r2, r2, #31
 800165a:	d505      	bpl.n	8001668 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800165c:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001660:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001662:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001664:	f000 fab0 	bl	8001bc8 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001668:	6823      	ldr	r3, [r4, #0]
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	0610      	lsls	r0, r2, #24
 800166e:	d508      	bpl.n	8001682 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001670:	68da      	ldr	r2, [r3, #12]
 8001672:	0611      	lsls	r1, r2, #24
 8001674:	d505      	bpl.n	8001682 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001676:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800167a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800167c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800167e:	f000 f952 	bl	8001926 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001682:	6823      	ldr	r3, [r4, #0]
 8001684:	691a      	ldr	r2, [r3, #16]
 8001686:	0652      	lsls	r2, r2, #25
 8001688:	d508      	bpl.n	800169c <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800168a:	68da      	ldr	r2, [r3, #12]
 800168c:	0650      	lsls	r0, r2, #25
 800168e:	d505      	bpl.n	800169c <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001690:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001694:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001696:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001698:	f7ff ff85 	bl	80015a6 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800169c:	6823      	ldr	r3, [r4, #0]
 800169e:	691a      	ldr	r2, [r3, #16]
 80016a0:	0691      	lsls	r1, r2, #26
 80016a2:	d522      	bpl.n	80016ea <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80016a4:	68da      	ldr	r2, [r3, #12]
 80016a6:	0692      	lsls	r2, r2, #26
 80016a8:	d51f      	bpl.n	80016ea <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016aa:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80016ae:	4620      	mov	r0, r4
}
 80016b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80016b6:	f000 b935 	b.w	8001924 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016ba:	f7ff ff71 	bl	80015a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016be:	4620      	mov	r0, r4
 80016c0:	f7ff ff70 	bl	80015a4 <HAL_TIM_PWM_PulseFinishedCallback>
 80016c4:	e783      	b.n	80015ce <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016c6:	f7ff ff6b 	bl	80015a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016ca:	4620      	mov	r0, r4
 80016cc:	f7ff ff6a 	bl	80015a4 <HAL_TIM_PWM_PulseFinishedCallback>
 80016d0:	e792      	b.n	80015f8 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016d2:	f7ff ff65 	bl	80015a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016d6:	4620      	mov	r0, r4
 80016d8:	f7ff ff64 	bl	80015a4 <HAL_TIM_PWM_PulseFinishedCallback>
 80016dc:	e7a0      	b.n	8001620 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016de:	f7ff ff5f 	bl	80015a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e2:	4620      	mov	r0, r4
 80016e4:	f7ff ff5e 	bl	80015a4 <HAL_TIM_PWM_PulseFinishedCallback>
 80016e8:	e7af      	b.n	800164a <HAL_TIM_IRQHandler+0xa2>
 80016ea:	bd10      	pop	{r4, pc}

080016ec <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016ec:	4a1a      	ldr	r2, [pc, #104]	; (8001758 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80016ee:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016f0:	4290      	cmp	r0, r2
 80016f2:	d00a      	beq.n	800170a <TIM_Base_SetConfig+0x1e>
 80016f4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80016f8:	d007      	beq.n	800170a <TIM_Base_SetConfig+0x1e>
 80016fa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80016fe:	4290      	cmp	r0, r2
 8001700:	d003      	beq.n	800170a <TIM_Base_SetConfig+0x1e>
 8001702:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001706:	4290      	cmp	r0, r2
 8001708:	d115      	bne.n	8001736 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800170a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800170c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001710:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001712:	4a11      	ldr	r2, [pc, #68]	; (8001758 <TIM_Base_SetConfig+0x6c>)
 8001714:	4290      	cmp	r0, r2
 8001716:	d00a      	beq.n	800172e <TIM_Base_SetConfig+0x42>
 8001718:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800171c:	d007      	beq.n	800172e <TIM_Base_SetConfig+0x42>
 800171e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001722:	4290      	cmp	r0, r2
 8001724:	d003      	beq.n	800172e <TIM_Base_SetConfig+0x42>
 8001726:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800172a:	4290      	cmp	r0, r2
 800172c:	d103      	bne.n	8001736 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800172e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001734:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001736:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001738:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800173c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800173e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001740:	688b      	ldr	r3, [r1, #8]
 8001742:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001744:	680b      	ldr	r3, [r1, #0]
 8001746:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001748:	4b03      	ldr	r3, [pc, #12]	; (8001758 <TIM_Base_SetConfig+0x6c>)
 800174a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 800174c:	bf04      	itt	eq
 800174e:	690b      	ldreq	r3, [r1, #16]
 8001750:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001752:	2301      	movs	r3, #1
 8001754:	6143      	str	r3, [r0, #20]
 8001756:	4770      	bx	lr
 8001758:	40012c00 	.word	0x40012c00

0800175c <HAL_TIM_Base_Init>:
{
 800175c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800175e:	4604      	mov	r4, r0
 8001760:	b1a0      	cbz	r0, 800178c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001762:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001766:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800176a:	b91b      	cbnz	r3, 8001774 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800176c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001770:	f001 fa44 	bl	8002bfc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001774:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001776:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001778:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800177c:	1d21      	adds	r1, r4, #4
 800177e:	f7ff ffb5 	bl	80016ec <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001782:	2301      	movs	r3, #1
  return HAL_OK;
 8001784:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001786:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800178a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800178c:	2001      	movs	r0, #1
}
 800178e:	bd10      	pop	{r4, pc}

08001790 <HAL_TIM_PWM_Init>:
{
 8001790:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001792:	4604      	mov	r4, r0
 8001794:	b1a0      	cbz	r0, 80017c0 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001796:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800179a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800179e:	b91b      	cbnz	r3, 80017a8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80017a0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80017a4:	f7ff fe42 	bl	800142c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80017a8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017aa:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80017ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017b0:	1d21      	adds	r1, r4, #4
 80017b2:	f7ff ff9b 	bl	80016ec <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80017b6:	2301      	movs	r3, #1
  return HAL_OK;
 80017b8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80017ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80017be:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017c0:	2001      	movs	r0, #1
}
 80017c2:	bd10      	pop	{r4, pc}

080017c4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017c4:	6a03      	ldr	r3, [r0, #32]
{
 80017c6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017c8:	f023 0310 	bic.w	r3, r3, #16
 80017cc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80017ce:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80017d0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80017d2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80017d4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80017d6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80017da:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80017de:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80017e0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80017e4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80017e8:	4d0b      	ldr	r5, [pc, #44]	; (8001818 <TIM_OC2_SetConfig+0x54>)
 80017ea:	42a8      	cmp	r0, r5
 80017ec:	d10d      	bne.n	800180a <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80017ee:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80017f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80017f4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80017f8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80017fa:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80017fc:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001800:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001802:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001806:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800180a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800180c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800180e:	684a      	ldr	r2, [r1, #4]
 8001810:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001812:	6203      	str	r3, [r0, #32]
 8001814:	bd70      	pop	{r4, r5, r6, pc}
 8001816:	bf00      	nop
 8001818:	40012c00 	.word	0x40012c00

0800181c <HAL_TIM_PWM_ConfigChannel>:
{
 800181c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800181e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001822:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001824:	2b01      	cmp	r3, #1
 8001826:	f04f 0002 	mov.w	r0, #2
 800182a:	d025      	beq.n	8001878 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800182c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800182e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001832:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001836:	2a0c      	cmp	r2, #12
 8001838:	d818      	bhi.n	800186c <HAL_TIM_PWM_ConfigChannel+0x50>
 800183a:	e8df f002 	tbb	[pc, r2]
 800183e:	1707      	.short	0x1707
 8001840:	171e1717 	.word	0x171e1717
 8001844:	172f1717 	.word	0x172f1717
 8001848:	1717      	.short	0x1717
 800184a:	40          	.byte	0x40
 800184b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800184c:	6820      	ldr	r0, [r4, #0]
 800184e:	f7ff fd51 	bl	80012f4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001852:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001854:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001856:	699a      	ldr	r2, [r3, #24]
 8001858:	f042 0208 	orr.w	r2, r2, #8
 800185c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800185e:	699a      	ldr	r2, [r3, #24]
 8001860:	f022 0204 	bic.w	r2, r2, #4
 8001864:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001866:	699a      	ldr	r2, [r3, #24]
 8001868:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800186a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800186c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800186e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001870:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001874:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001878:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800187a:	6820      	ldr	r0, [r4, #0]
 800187c:	f7ff ffa2 	bl	80017c4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001880:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001882:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001884:	699a      	ldr	r2, [r3, #24]
 8001886:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800188a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800188c:	699a      	ldr	r2, [r3, #24]
 800188e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001894:	699a      	ldr	r2, [r3, #24]
 8001896:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800189a:	e7e6      	b.n	800186a <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800189c:	6820      	ldr	r0, [r4, #0]
 800189e:	f7ff fd51 	bl	8001344 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80018a2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80018a4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80018a6:	69da      	ldr	r2, [r3, #28]
 80018a8:	f042 0208 	orr.w	r2, r2, #8
 80018ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80018ae:	69da      	ldr	r2, [r3, #28]
 80018b0:	f022 0204 	bic.w	r2, r2, #4
 80018b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80018b6:	69da      	ldr	r2, [r3, #28]
 80018b8:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80018ba:	61da      	str	r2, [r3, #28]
    break;
 80018bc:	e7d6      	b.n	800186c <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80018be:	6820      	ldr	r0, [r4, #0]
 80018c0:	f7ff fd6a 	bl	8001398 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80018c4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80018c6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80018c8:	69da      	ldr	r2, [r3, #28]
 80018ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80018d0:	69da      	ldr	r2, [r3, #28]
 80018d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80018d8:	69da      	ldr	r2, [r3, #28]
 80018da:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80018de:	e7ec      	b.n	80018ba <HAL_TIM_PWM_ConfigChannel+0x9e>

080018e0 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80018e0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80018e4:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	f04f 0302 	mov.w	r3, #2
 80018ec:	d018      	beq.n	8001920 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80018ee:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018f2:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80018f4:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018f6:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80018f8:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018fe:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001900:	685a      	ldr	r2, [r3, #4]
 8001902:	4322      	orrs	r2, r4
 8001904:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800190c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	430a      	orrs	r2, r1
 8001912:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001914:	2301      	movs	r3, #1
 8001916:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800191a:	2300      	movs	r3, #0
 800191c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001920:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001922:	bd10      	pop	{r4, pc}

08001924 <HAL_TIMEx_CommutationCallback>:
 8001924:	4770      	bx	lr

08001926 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001926:	4770      	bx	lr

08001928 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800192c:	6805      	ldr	r5, [r0, #0]
 800192e:	68c2      	ldr	r2, [r0, #12]
 8001930:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001932:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001934:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001938:	4313      	orrs	r3, r2
 800193a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800193c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 800193e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001940:	430b      	orrs	r3, r1
 8001942:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001944:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001948:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800194c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 800194e:	4313      	orrs	r3, r2
 8001950:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001952:	696b      	ldr	r3, [r5, #20]
 8001954:	6982      	ldr	r2, [r0, #24]
 8001956:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800195a:	4313      	orrs	r3, r2
 800195c:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800195e:	4b40      	ldr	r3, [pc, #256]	; (8001a60 <UART_SetConfig+0x138>)
{
 8001960:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001962:	429d      	cmp	r5, r3
 8001964:	f04f 0419 	mov.w	r4, #25
 8001968:	d146      	bne.n	80019f8 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800196a:	f7ff fcb3 	bl	80012d4 <HAL_RCC_GetPCLK2Freq>
 800196e:	fb04 f300 	mul.w	r3, r4, r0
 8001972:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001976:	f04f 0864 	mov.w	r8, #100	; 0x64
 800197a:	00b6      	lsls	r6, r6, #2
 800197c:	fbb3 f3f6 	udiv	r3, r3, r6
 8001980:	fbb3 f3f8 	udiv	r3, r3, r8
 8001984:	011e      	lsls	r6, r3, #4
 8001986:	f7ff fca5 	bl	80012d4 <HAL_RCC_GetPCLK2Freq>
 800198a:	4360      	muls	r0, r4
 800198c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	fbb0 f7f3 	udiv	r7, r0, r3
 8001996:	f7ff fc9d 	bl	80012d4 <HAL_RCC_GetPCLK2Freq>
 800199a:	4360      	muls	r0, r4
 800199c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80019a6:	fbb3 f3f8 	udiv	r3, r3, r8
 80019aa:	fb08 7313 	mls	r3, r8, r3, r7
 80019ae:	011b      	lsls	r3, r3, #4
 80019b0:	3332      	adds	r3, #50	; 0x32
 80019b2:	fbb3 f3f8 	udiv	r3, r3, r8
 80019b6:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80019ba:	f7ff fc8b 	bl	80012d4 <HAL_RCC_GetPCLK2Freq>
 80019be:	4360      	muls	r0, r4
 80019c0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80019c4:	0092      	lsls	r2, r2, #2
 80019c6:	fbb0 faf2 	udiv	sl, r0, r2
 80019ca:	f7ff fc83 	bl	80012d4 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80019ce:	4360      	muls	r0, r4
 80019d0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80019da:	fbb3 f3f8 	udiv	r3, r3, r8
 80019de:	fb08 a313 	mls	r3, r8, r3, sl
 80019e2:	011b      	lsls	r3, r3, #4
 80019e4:	3332      	adds	r3, #50	; 0x32
 80019e6:	fbb3 f3f8 	udiv	r3, r3, r8
 80019ea:	f003 030f 	and.w	r3, r3, #15
 80019ee:	433b      	orrs	r3, r7
 80019f0:	4433      	add	r3, r6
 80019f2:	60ab      	str	r3, [r5, #8]
 80019f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019f8:	f7ff fc5c 	bl	80012b4 <HAL_RCC_GetPCLK1Freq>
 80019fc:	fb04 f300 	mul.w	r3, r4, r0
 8001a00:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001a04:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001a08:	00b6      	lsls	r6, r6, #2
 8001a0a:	fbb3 f3f6 	udiv	r3, r3, r6
 8001a0e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001a12:	011e      	lsls	r6, r3, #4
 8001a14:	f7ff fc4e 	bl	80012b4 <HAL_RCC_GetPCLK1Freq>
 8001a18:	4360      	muls	r0, r4
 8001a1a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	fbb0 f7f3 	udiv	r7, r0, r3
 8001a24:	f7ff fc46 	bl	80012b4 <HAL_RCC_GetPCLK1Freq>
 8001a28:	4360      	muls	r0, r4
 8001a2a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a34:	fbb3 f3f8 	udiv	r3, r3, r8
 8001a38:	fb08 7313 	mls	r3, r8, r3, r7
 8001a3c:	011b      	lsls	r3, r3, #4
 8001a3e:	3332      	adds	r3, #50	; 0x32
 8001a40:	fbb3 f3f8 	udiv	r3, r3, r8
 8001a44:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001a48:	f7ff fc34 	bl	80012b4 <HAL_RCC_GetPCLK1Freq>
 8001a4c:	4360      	muls	r0, r4
 8001a4e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001a52:	0092      	lsls	r2, r2, #2
 8001a54:	fbb0 faf2 	udiv	sl, r0, r2
 8001a58:	f7ff fc2c 	bl	80012b4 <HAL_RCC_GetPCLK1Freq>
 8001a5c:	e7b7      	b.n	80019ce <UART_SetConfig+0xa6>
 8001a5e:	bf00      	nop
 8001a60:	40013800 	.word	0x40013800

08001a64 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a66:	4604      	mov	r4, r0
 8001a68:	460e      	mov	r6, r1
 8001a6a:	4617      	mov	r7, r2
 8001a6c:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001a6e:	6821      	ldr	r1, [r4, #0]
 8001a70:	680b      	ldr	r3, [r1, #0]
 8001a72:	ea36 0303 	bics.w	r3, r6, r3
 8001a76:	d101      	bne.n	8001a7c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001a78:	2000      	movs	r0, #0
}
 8001a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001a7c:	1c6b      	adds	r3, r5, #1
 8001a7e:	d0f7      	beq.n	8001a70 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001a80:	b995      	cbnz	r5, 8001aa8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001a82:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001a84:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001a8c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a8e:	695a      	ldr	r2, [r3, #20]
 8001a90:	f022 0201 	bic.w	r2, r2, #1
 8001a94:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001a96:	2320      	movs	r3, #32
 8001a98:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001a9c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001aa8:	f7ff f816 	bl	8000ad8 <HAL_GetTick>
 8001aac:	1bc0      	subs	r0, r0, r7
 8001aae:	4285      	cmp	r5, r0
 8001ab0:	d2dd      	bcs.n	8001a6e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001ab2:	e7e6      	b.n	8001a82 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001ab4 <HAL_UART_Init>:
{
 8001ab4:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001ab6:	4604      	mov	r4, r0
 8001ab8:	b340      	cbz	r0, 8001b0c <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001aba:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001abe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ac2:	b91b      	cbnz	r3, 8001acc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001ac4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001ac8:	f001 f8ee 	bl	8002ca8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001acc:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001ace:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ad0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001ad4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001ad6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001ad8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001adc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001ade:	f7ff ff23 	bl	8001928 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ae2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ae4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ae6:	691a      	ldr	r2, [r3, #16]
 8001ae8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001aec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001aee:	695a      	ldr	r2, [r3, #20]
 8001af0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001af4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001af6:	68da      	ldr	r2, [r3, #12]
 8001af8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001afc:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001afe:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b00:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001b02:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001b06:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001b0a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001b0c:	2001      	movs	r0, #1
}
 8001b0e:	bd10      	pop	{r4, pc}

08001b10 <HAL_UART_Transmit>:
{
 8001b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b14:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8001b16:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8001b1a:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8001b1c:	2b20      	cmp	r3, #32
{
 8001b1e:	460d      	mov	r5, r1
 8001b20:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001b22:	d14e      	bne.n	8001bc2 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8001b24:	2900      	cmp	r1, #0
 8001b26:	d049      	beq.n	8001bbc <HAL_UART_Transmit+0xac>
 8001b28:	2a00      	cmp	r2, #0
 8001b2a:	d047      	beq.n	8001bbc <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8001b2c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d046      	beq.n	8001bc2 <HAL_UART_Transmit+0xb2>
 8001b34:	2301      	movs	r3, #1
 8001b36:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b3e:	2321      	movs	r3, #33	; 0x21
 8001b40:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001b44:	f7fe ffc8 	bl	8000ad8 <HAL_GetTick>
 8001b48:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8001b4a:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b4e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001b52:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	b96b      	cbnz	r3, 8001b74 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b58:	463b      	mov	r3, r7
 8001b5a:	4632      	mov	r2, r6
 8001b5c:	2140      	movs	r1, #64	; 0x40
 8001b5e:	4620      	mov	r0, r4
 8001b60:	f7ff ff80 	bl	8001a64 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001b64:	b9a8      	cbnz	r0, 8001b92 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8001b66:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001b68:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8001b6c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001b74:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b76:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b7e:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b80:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b86:	4620      	mov	r0, r4
 8001b88:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b8a:	d10e      	bne.n	8001baa <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b8c:	f7ff ff6a 	bl	8001a64 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001b90:	b110      	cbz	r0, 8001b98 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8001b92:	2003      	movs	r0, #3
 8001b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001b98:	882b      	ldrh	r3, [r5, #0]
 8001b9a:	6822      	ldr	r2, [r4, #0]
 8001b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ba0:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001ba2:	6923      	ldr	r3, [r4, #16]
 8001ba4:	b943      	cbnz	r3, 8001bb8 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8001ba6:	3502      	adds	r5, #2
 8001ba8:	e7d3      	b.n	8001b52 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001baa:	f7ff ff5b 	bl	8001a64 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001bae:	2800      	cmp	r0, #0
 8001bb0:	d1ef      	bne.n	8001b92 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001bb2:	6823      	ldr	r3, [r4, #0]
 8001bb4:	782a      	ldrb	r2, [r5, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	3501      	adds	r5, #1
 8001bba:	e7ca      	b.n	8001b52 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001bc2:	2002      	movs	r0, #2
}
 8001bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001bc8 <HAL_TIM_PeriodElapsedCallback>:

#include "IRremote.h"


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bc8:	b508      	push	{r3, lr}
	if(htim == &htim4)
 8001bca:	4b27      	ldr	r3, [pc, #156]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001bcc:	4283      	cmp	r3, r0
 8001bce:	d145      	bne.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x94>
	{
		uint8_t irdata = RECIV_PIN; //   
 8001bd0:	2120      	movs	r1, #32
 8001bd2:	4826      	ldr	r0, [pc, #152]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001bd4:	f7ff f8ee 	bl	8000db4 <HAL_GPIO_ReadPin>

		irparams.timer++;  // One more 50uS tick
 8001bd8:	4b25      	ldr	r3, [pc, #148]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bda:	885a      	ldrh	r2, [r3, #2]
 8001bdc:	3201      	adds	r2, #1
 8001bde:	b292      	uxth	r2, r2
 8001be0:	805a      	strh	r2, [r3, #2]
		if(irparams.rawlen >= RAWBUF) irparams.rcvstate = STATE_OVERFLOW ;  // Buffer overflow
 8001be2:	785a      	ldrb	r2, [r3, #1]

		switch(irparams.rcvstate)
 8001be4:	781a      	ldrb	r2, [r3, #0]
 8001be6:	3a02      	subs	r2, #2
 8001be8:	2a04      	cmp	r2, #4
 8001bea:	d837      	bhi.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x94>
 8001bec:	e8df f002 	tbb	[pc, r2]
 8001bf0:	342c1b03 	.word	0x342c1b03
 8001bf4:	37          	.byte	0x37
 8001bf5:	00          	.byte	0x00
		{
			case STATE_IDLE: // In the middle of a gap
				if(irdata == MARK)
 8001bf6:	2800      	cmp	r0, #0
 8001bf8:	d130      	bne.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x94>
				{
					if(irparams.timer < GAP_TICKS)  // Not big enough to be a gap.
 8001bfa:	885a      	ldrh	r2, [r3, #2]
 8001bfc:	b292      	uxth	r2, r2
 8001bfe:	2a63      	cmp	r2, #99	; 0x63
 8001c00:	d801      	bhi.n	8001c06 <HAL_TIM_PeriodElapsedCallback+0x3e>
				}

			break;

			case STATE_STOP:  // Waiting; Measuring Gap
			 	if(irdata == MARK) irparams.timer = 0 ;  // Reset gap timer
 8001c02:	8058      	strh	r0, [r3, #2]
 8001c04:	bd08      	pop	{r3, pc}
						irparams.overflow = false;
 8001c06:	f883 0204 	strb.w	r0, [r3, #516]	; 0x204
						irparams.rawlen  = 0;
 8001c0a:	7058      	strb	r0, [r3, #1]
					irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8001c0c:	785a      	ldrb	r2, [r3, #1]
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	1c51      	adds	r1, r2, #1
 8001c12:	b2c9      	uxtb	r1, r1
 8001c14:	7059      	strb	r1, [r3, #1]
 8001c16:	8859      	ldrh	r1, [r3, #2]
 8001c18:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001c1c:	b289      	uxth	r1, r1
 8001c1e:	8091      	strh	r1, [r2, #4]
					irparams.timer = 0;
 8001c20:	8058      	strh	r0, [r3, #2]
					irparams.rcvstate = STATE_MARK;
 8001c22:	2203      	movs	r2, #3
 8001c24:	e00e      	b.n	8001c44 <HAL_TIM_PeriodElapsedCallback+0x7c>
				if(irdata == SPACE) // Mark ended; Record time
 8001c26:	2801      	cmp	r0, #1
 8001c28:	d118      	bne.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x94>
					irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8001c2a:	785a      	ldrb	r2, [r3, #1]
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	1c51      	adds	r1, r2, #1
 8001c30:	b2c9      	uxtb	r1, r1
 8001c32:	7059      	strb	r1, [r3, #1]
 8001c34:	8859      	ldrh	r1, [r3, #2]
 8001c36:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001c3a:	b289      	uxth	r1, r1
 8001c3c:	8091      	strh	r1, [r2, #4]
					irparams.timer = 0;
 8001c3e:	2200      	movs	r2, #0
 8001c40:	805a      	strh	r2, [r3, #2]
					irparams.rcvstate = STATE_SPACE;
 8001c42:	2204      	movs	r2, #4
			break;

			case STATE_OVERFLOW:  // Flag up a read overflow; Stop the State Machine
				irparams.overflow = true;
				irparams.rcvstate = STATE_STOP;
 8001c44:	701a      	strb	r2, [r3, #0]
			break;
		}
	}
}
 8001c46:	e009      	b.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x94>
				if(irdata == MARK) // Space just ended; Record time
 8001c48:	2800      	cmp	r0, #0
 8001c4a:	d0df      	beq.n	8001c0c <HAL_TIM_PeriodElapsedCallback+0x44>
				else if(irparams.timer > GAP_TICKS) // Space
 8001c4c:	885a      	ldrh	r2, [r3, #2]
 8001c4e:	b292      	uxth	r2, r2
 8001c50:	2a64      	cmp	r2, #100	; 0x64
 8001c52:	d903      	bls.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x94>
				irparams.rcvstate = STATE_STOP;
 8001c54:	2205      	movs	r2, #5
 8001c56:	e7f5      	b.n	8001c44 <HAL_TIM_PeriodElapsedCallback+0x7c>
			 	if(irdata == MARK) irparams.timer = 0 ;  // Reset gap timer
 8001c58:	2800      	cmp	r0, #0
 8001c5a:	d0d2      	beq.n	8001c02 <HAL_TIM_PeriodElapsedCallback+0x3a>
 8001c5c:	bd08      	pop	{r3, pc}
				irparams.overflow = true;
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8001c64:	e7f6      	b.n	8001c54 <HAL_TIM_PeriodElapsedCallback+0x8c>
 8001c66:	bf00      	nop
 8001c68:	200002b8 	.word	0x200002b8
 8001c6c:	40010c00 	.word	0x40010c00
 8001c70:	2000009c 	.word	0x2000009c

08001c74 <MATCH>:

////////////////////////////////////////////////////////////////////////////////////////////
int MATCH(int measured, int desired)
{
 8001c74:	b5d0      	push	{r4, r6, r7, lr}
 8001c76:	4604      	mov	r4, r0
 	return ((measured >= TICKS_LOW(desired)) && (measured <= TICKS_HIGH(desired)));
 8001c78:	4608      	mov	r0, r1
 8001c7a:	f7fe fbc3 	bl	8000404 <__aeabi_i2d>
 8001c7e:	2200      	movs	r2, #0
 8001c80:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <MATCH+0x54>)
 8001c82:	4606      	mov	r6, r0
 8001c84:	460f      	mov	r7, r1
 8001c86:	f7fe fc23 	bl	80004d0 <__aeabi_dmul>
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ccc <MATCH+0x58>)
 8001c8e:	f7fe fd49 	bl	8000724 <__aeabi_ddiv>
 8001c92:	f7fe feb7 	bl	8000a04 <__aeabi_d2iz>
 8001c96:	42a0      	cmp	r0, r4
 8001c98:	dc14      	bgt.n	8001cc4 <MATCH+0x50>
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	; (8001cd0 <MATCH+0x5c>)
 8001c9e:	4630      	mov	r0, r6
 8001ca0:	4639      	mov	r1, r7
 8001ca2:	f7fe fc15 	bl	80004d0 <__aeabi_dmul>
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <MATCH+0x58>)
 8001caa:	f7fe fd3b 	bl	8000724 <__aeabi_ddiv>
 8001cae:	2200      	movs	r2, #0
 8001cb0:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <MATCH+0x60>)
 8001cb2:	f7fe fa5b 	bl	800016c <__adddf3>
 8001cb6:	f7fe fea5 	bl	8000a04 <__aeabi_d2iz>
 8001cba:	4284      	cmp	r4, r0
 8001cbc:	bfcc      	ite	gt
 8001cbe:	2000      	movgt	r0, #0
 8001cc0:	2001      	movle	r0, #1
 8001cc2:	bdd0      	pop	{r4, r6, r7, pc}
 8001cc4:	2000      	movs	r0, #0
}
 8001cc6:	bdd0      	pop	{r4, r6, r7, pc}
 8001cc8:	3fe80000 	.word	0x3fe80000
 8001ccc:	40490000 	.word	0x40490000
 8001cd0:	3ff40000 	.word	0x3ff40000
 8001cd4:	3ff00000 	.word	0x3ff00000

08001cd8 <MATCH_MARK>:

int MATCH_MARK(int measured_ticks, int desired_us)
{
 8001cd8:	b5d0      	push	{r4, r6, r7, lr}
 8001cda:	4604      	mov	r4, r0
	return ((measured_ticks >= TICKS_LOW(desired_us + MARK_EXCESS)) && (measured_ticks <= TICKS_HIGH(desired_us + MARK_EXCESS)));
 8001cdc:	f101 0064 	add.w	r0, r1, #100	; 0x64
 8001ce0:	f7fe fb90 	bl	8000404 <__aeabi_i2d>
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <MATCH_MARK+0x58>)
 8001ce8:	4606      	mov	r6, r0
 8001cea:	460f      	mov	r7, r1
 8001cec:	f7fe fbf0 	bl	80004d0 <__aeabi_dmul>
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <MATCH_MARK+0x5c>)
 8001cf4:	f7fe fd16 	bl	8000724 <__aeabi_ddiv>
 8001cf8:	f7fe fe84 	bl	8000a04 <__aeabi_d2iz>
 8001cfc:	42a0      	cmp	r0, r4
 8001cfe:	dc14      	bgt.n	8001d2a <MATCH_MARK+0x52>
 8001d00:	2200      	movs	r2, #0
 8001d02:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <MATCH_MARK+0x60>)
 8001d04:	4630      	mov	r0, r6
 8001d06:	4639      	mov	r1, r7
 8001d08:	f7fe fbe2 	bl	80004d0 <__aeabi_dmul>
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	4b09      	ldr	r3, [pc, #36]	; (8001d34 <MATCH_MARK+0x5c>)
 8001d10:	f7fe fd08 	bl	8000724 <__aeabi_ddiv>
 8001d14:	2200      	movs	r2, #0
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <MATCH_MARK+0x64>)
 8001d18:	f7fe fa28 	bl	800016c <__adddf3>
 8001d1c:	f7fe fe72 	bl	8000a04 <__aeabi_d2iz>
 8001d20:	4284      	cmp	r4, r0
 8001d22:	bfcc      	ite	gt
 8001d24:	2000      	movgt	r0, #0
 8001d26:	2001      	movle	r0, #1
 8001d28:	bdd0      	pop	{r4, r6, r7, pc}
 8001d2a:	2000      	movs	r0, #0
}
 8001d2c:	bdd0      	pop	{r4, r6, r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	3fe80000 	.word	0x3fe80000
 8001d34:	40490000 	.word	0x40490000
 8001d38:	3ff40000 	.word	0x3ff40000
 8001d3c:	3ff00000 	.word	0x3ff00000

08001d40 <MATCH_SPACE>:

int MATCH_SPACE(int measured_ticks, int desired_us)
{
 8001d40:	b5d0      	push	{r4, r6, r7, lr}
 8001d42:	4604      	mov	r4, r0
	return ((measured_ticks >= TICKS_LOW(desired_us - MARK_EXCESS)) && (measured_ticks <= TICKS_HIGH(desired_us - MARK_EXCESS)));
 8001d44:	f1a1 0064 	sub.w	r0, r1, #100	; 0x64
 8001d48:	f7fe fb5c 	bl	8000404 <__aeabi_i2d>
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <MATCH_SPACE+0x58>)
 8001d50:	4606      	mov	r6, r0
 8001d52:	460f      	mov	r7, r1
 8001d54:	f7fe fbbc 	bl	80004d0 <__aeabi_dmul>
 8001d58:	2200      	movs	r2, #0
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <MATCH_SPACE+0x5c>)
 8001d5c:	f7fe fce2 	bl	8000724 <__aeabi_ddiv>
 8001d60:	f7fe fe50 	bl	8000a04 <__aeabi_d2iz>
 8001d64:	42a0      	cmp	r0, r4
 8001d66:	dc14      	bgt.n	8001d92 <MATCH_SPACE+0x52>
 8001d68:	2200      	movs	r2, #0
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <MATCH_SPACE+0x60>)
 8001d6c:	4630      	mov	r0, r6
 8001d6e:	4639      	mov	r1, r7
 8001d70:	f7fe fbae 	bl	80004d0 <__aeabi_dmul>
 8001d74:	2200      	movs	r2, #0
 8001d76:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <MATCH_SPACE+0x5c>)
 8001d78:	f7fe fcd4 	bl	8000724 <__aeabi_ddiv>
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <MATCH_SPACE+0x64>)
 8001d80:	f7fe f9f4 	bl	800016c <__adddf3>
 8001d84:	f7fe fe3e 	bl	8000a04 <__aeabi_d2iz>
 8001d88:	4284      	cmp	r4, r0
 8001d8a:	bfcc      	ite	gt
 8001d8c:	2000      	movgt	r0, #0
 8001d8e:	2001      	movle	r0, #1
 8001d90:	bdd0      	pop	{r4, r6, r7, pc}
 8001d92:	2000      	movs	r0, #0
}
 8001d94:	bdd0      	pop	{r4, r6, r7, pc}
 8001d96:	bf00      	nop
 8001d98:	3fe80000 	.word	0x3fe80000
 8001d9c:	40490000 	.word	0x40490000
 8001da0:	3ff40000 	.word	0x3ff40000
 8001da4:	3ff00000 	.word	0x3ff00000

08001da8 <my_enableIRIn>:
	my_resume();
	return false;
}

void my_enableIRIn() // initialization
{
 8001da8:	b530      	push	{r4, r5, lr}
	DWT_Init(); //   

	HAL_TIM_Base_DeInit(&htim4);
 8001daa:	4c18      	ldr	r4, [pc, #96]	; (8001e0c <my_enableIRIn+0x64>)
{
 8001dac:	b087      	sub	sp, #28
	DWT_Init(); //   
 8001dae:	f000 f8f5 	bl	8001f9c <DWT_Init>
	HAL_TIM_Base_DeInit(&htim4);
 8001db2:	4620      	mov	r0, r4
 8001db4:	f7ff fb12 	bl	80013dc <HAL_TIM_Base_DeInit>

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db8:	2100      	movs	r1, #0
 8001dba:	2210      	movs	r2, #16
 8001dbc:	a802      	add	r0, sp, #8
 8001dbe:	f001 f84f 	bl	8002e60 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};

	htim4.Instance = TIM4;
	htim4.Init.Prescaler = MYPRESCALER;
 8001dc2:	2347      	movs	r3, #71	; 0x47
 8001dc4:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <my_enableIRIn+0x68>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc6:	2500      	movs	r5, #0
	htim4.Init.Prescaler = MYPRESCALER;
 8001dc8:	e884 000c 	stmia.w	r4, {r2, r3}
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = MYPERIOD;
 8001dcc:	2331      	movs	r3, #49	; 0x31
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	HAL_TIM_Base_Init(&htim4);
 8001dce:	4620      	mov	r0, r4
	htim4.Init.Period = MYPERIOD;
 8001dd0:	60e3      	str	r3, [r4, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd2:	9500      	str	r5, [sp, #0]
 8001dd4:	9501      	str	r5, [sp, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd6:	60a5      	str	r5, [r4, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd8:	6125      	str	r5, [r4, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dda:	61a5      	str	r5, [r4, #24]
	HAL_TIM_Base_Init(&htim4);
 8001ddc:	f7ff fcbe 	bl	800175c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001de0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8001de4:	a902      	add	r1, sp, #8
 8001de6:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001de8:	9302      	str	r3, [sp, #8]
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8001dea:	f7ff fb20 	bl	800142e <HAL_TIM_ConfigClockSource>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8001dee:	4669      	mov	r1, sp
 8001df0:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001df2:	9500      	str	r5, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df4:	9501      	str	r5, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8001df6:	f7ff fd73 	bl	80018e0 <HAL_TIMEx_MasterConfigSynchronization>

	irparams.rcvstate = STATE_IDLE;
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <my_enableIRIn+0x6c>)
	irparams.rawlen = 0;

	HAL_TIM_Base_Start_IT(&htim4);
 8001dfe:	4620      	mov	r0, r4
	irparams.rcvstate = STATE_IDLE;
 8001e00:	701a      	strb	r2, [r3, #0]
	irparams.rawlen = 0;
 8001e02:	705d      	strb	r5, [r3, #1]
	HAL_TIM_Base_Start_IT(&htim4);
 8001e04:	f7ff fb07 	bl	8001416 <HAL_TIM_Base_Start_IT>
}
 8001e08:	b007      	add	sp, #28
 8001e0a:	bd30      	pop	{r4, r5, pc}
 8001e0c:	200002b8 	.word	0x200002b8
 8001e10:	40000800 	.word	0x40000800
 8001e14:	2000009c 	.word	0x2000009c

08001e18 <my_resume>:
	return (irparams.rcvstate == STATE_IDLE || irparams.rcvstate == STATE_STOP) ? true : false;
}

void my_resume() // Restart the ISR state machine
{
	irparams.rcvstate = STATE_IDLE;
 8001e18:	2202      	movs	r2, #2
 8001e1a:	4b02      	ldr	r3, [pc, #8]	; (8001e24 <my_resume+0xc>)
 8001e1c:	701a      	strb	r2, [r3, #0]
	irparams.rawlen = 0;
 8001e1e:	2200      	movs	r2, #0
 8001e20:	705a      	strb	r2, [r3, #1]
 8001e22:	4770      	bx	lr
 8001e24:	2000009c 	.word	0x2000009c

08001e28 <compare>:
}

int compare(unsigned int oldval, unsigned int newval)
{
 8001e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e2a:	4606      	mov	r6, r0
	if(newval < oldval * .8) return 0;
 8001e2c:	4608      	mov	r0, r1
 8001e2e:	f7fe fad9 	bl	80003e4 <__aeabi_ui2d>
 8001e32:	4604      	mov	r4, r0
 8001e34:	4630      	mov	r0, r6
 8001e36:	460d      	mov	r5, r1
 8001e38:	f7fe fad4 	bl	80003e4 <__aeabi_ui2d>
 8001e3c:	a310      	add	r3, pc, #64	; (adr r3, 8001e80 <compare+0x58>)
 8001e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e42:	4606      	mov	r6, r0
 8001e44:	460f      	mov	r7, r1
 8001e46:	f7fe fb43 	bl	80004d0 <__aeabi_dmul>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4620      	mov	r0, r4
 8001e50:	4629      	mov	r1, r5
 8001e52:	f7fe fdaf 	bl	80009b4 <__aeabi_dcmplt>
 8001e56:	b988      	cbnz	r0, 8001e7c <compare+0x54>
	else if(oldval < newval * .8) return 2;
 8001e58:	a309      	add	r3, pc, #36	; (adr r3, 8001e80 <compare+0x58>)
 8001e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5e:	4620      	mov	r0, r4
 8001e60:	4629      	mov	r1, r5
 8001e62:	f7fe fb35 	bl	80004d0 <__aeabi_dmul>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4630      	mov	r0, r6
 8001e6c:	4639      	mov	r1, r7
 8001e6e:	f7fe fda1 	bl	80009b4 <__aeabi_dcmplt>
 8001e72:	2800      	cmp	r0, #0
	else return 1;
 8001e74:	bf14      	ite	ne
 8001e76:	2002      	movne	r0, #2
 8001e78:	2001      	moveq	r0, #1
 8001e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(newval < oldval * .8) return 0;
 8001e7c:	2000      	movs	r0, #0
}
 8001e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e80:	9999999a 	.word	0x9999999a
 8001e84:	3fe99999 	.word	0x3fe99999

08001e88 <decodeHash>:

#define FNV_PRIME_32 16777619
#define FNV_BASIS_32 2166136261

int32_t decodeHash(decode_results *results)
{
 8001e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int32_t hash = FNV_BASIS_32;

	// Require at least 6 samples to prevent triggering on noise
	if(results->rawlen < 6) return false;
 8001e8c:	f9b0 7010 	ldrsh.w	r7, [r0, #16]
{
 8001e90:	4606      	mov	r6, r0
	if(results->rawlen < 6) return false;
 8001e92:	2f05      	cmp	r7, #5
 8001e94:	dd1f      	ble.n	8001ed6 <decodeHash+0x4e>
 8001e96:	2401      	movs	r4, #1
 8001e98:	4d10      	ldr	r5, [pc, #64]	; (8001edc <decodeHash+0x54>)

	for(int16_t i = 1; (i + 2) < results->rawlen; i++)
	{
		int16_t value = compare(results->rawbuf[i], results->rawbuf[i+2]);
		hash = (hash * FNV_PRIME_32) ^ value; // Add value into the hash
 8001e9a:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8001ee0 <decodeHash+0x58>
	for(int16_t i = 1; (i + 2) < results->rawlen; i++)
 8001e9e:	1ca3      	adds	r3, r4, #2
 8001ea0:	42bb      	cmp	r3, r7
 8001ea2:	db07      	blt.n	8001eb4 <decodeHash+0x2c>
	}

	results->value = hash;
	results->bits = 32;
 8001ea4:	2320      	movs	r3, #32
 8001ea6:	8133      	strh	r3, [r6, #8]
	results->decode_type = UNKNOWN;
 8001ea8:	2300      	movs	r3, #0
	results->value = hash;
 8001eaa:	6075      	str	r5, [r6, #4]
	results->decode_type = UNKNOWN;
 8001eac:	7033      	strb	r3, [r6, #0]
	return true;
 8001eae:	2001      	movs	r0, #1
 8001eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		int16_t value = compare(results->rawbuf[i], results->rawbuf[i+2]);
 8001eb4:	68f2      	ldr	r2, [r6, #12]
 8001eb6:	0063      	lsls	r3, r4, #1
 8001eb8:	3304      	adds	r3, #4
 8001eba:	f832 0014 	ldrh.w	r0, [r2, r4, lsl #1]
 8001ebe:	5ad1      	ldrh	r1, [r2, r3]
 8001ec0:	b280      	uxth	r0, r0
 8001ec2:	b289      	uxth	r1, r1
 8001ec4:	f7ff ffb0 	bl	8001e28 <compare>
		hash = (hash * FNV_PRIME_32) ^ value; // Add value into the hash
 8001ec8:	fb08 f505 	mul.w	r5, r8, r5
 8001ecc:	b200      	sxth	r0, r0
 8001ece:	3401      	adds	r4, #1
 8001ed0:	4045      	eors	r5, r0
 8001ed2:	b224      	sxth	r4, r4
 8001ed4:	e7e3      	b.n	8001e9e <decodeHash+0x16>
	if(results->rawlen < 6) return false;
 8001ed6:	2000      	movs	r0, #0
}
 8001ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001edc:	811c9dc5 	.word	0x811c9dc5
 8001ee0:	01000193 	.word	0x01000193

08001ee4 <my_decode>:
{
 8001ee4:	b510      	push	{r4, lr}
	results->rawbuf = irparams.rawbuf;
 8001ee6:	4b2c      	ldr	r3, [pc, #176]	; (8001f98 <my_decode+0xb4>)
{
 8001ee8:	4604      	mov	r4, r0
	results->rawlen = irparams.rawlen;
 8001eea:	f813 1c03 	ldrb.w	r1, [r3, #-3]
	results->rawbuf = irparams.rawbuf;
 8001eee:	60c3      	str	r3, [r0, #12]
	results->rawlen = irparams.rawlen;
 8001ef0:	8201      	strh	r1, [r0, #16]
	results->overflow = irparams.overflow;
 8001ef2:	f893 2200 	ldrb.w	r2, [r3, #512]	; 0x200
	if(irparams.rcvstate != STATE_STOP) return false;
 8001ef6:	f813 3c04 	ldrb.w	r3, [r3, #-4]
	results->overflow = irparams.overflow;
 8001efa:	8242      	strh	r2, [r0, #18]
	if(irparams.rcvstate != STATE_STOP) return false;
 8001efc:	2b05      	cmp	r3, #5
 8001efe:	d148      	bne.n	8001f92 <my_decode+0xae>
		if(decodeNEC(results)) return true;
 8001f00:	f000 fa1c 	bl	800233c <decodeNEC>
 8001f04:	b108      	cbz	r0, 8001f0a <my_decode+0x26>
 8001f06:	2001      	movs	r0, #1
 8001f08:	bd10      	pop	{r4, pc}
		if(decodeSony(results)) return true;
 8001f0a:	4620      	mov	r0, r4
 8001f0c:	f000 fca2 	bl	8002854 <decodeSony>
 8001f10:	2800      	cmp	r0, #0
 8001f12:	d1f8      	bne.n	8001f06 <my_decode+0x22>
		if(decodeSanyo(results)) return true;
 8001f14:	4620      	mov	r0, r4
 8001f16:	f000 fc33 	bl	8002780 <decodeSanyo>
 8001f1a:	2800      	cmp	r0, #0
 8001f1c:	d1f3      	bne.n	8001f06 <my_decode+0x22>
		if(decodeMitsubishi(results)) return true;
 8001f1e:	4620      	mov	r0, r4
 8001f20:	f000 f9b6 	bl	8002290 <decodeMitsubishi>
 8001f24:	2800      	cmp	r0, #0
 8001f26:	d1ee      	bne.n	8001f06 <my_decode+0x22>
		if(decodeRC5(results)) return true;
 8001f28:	4620      	mov	r0, r4
 8001f2a:	f000 faf7 	bl	800251c <decodeRC5>
 8001f2e:	2800      	cmp	r0, #0
 8001f30:	d1e9      	bne.n	8001f06 <my_decode+0x22>
		if(decodeRC6(results)) return true;
 8001f32:	4620      	mov	r0, r4
 8001f34:	f000 fb48 	bl	80025c8 <decodeRC6>
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	d1e4      	bne.n	8001f06 <my_decode+0x22>
		if(decodePanasonic(results)) return true;
 8001f3c:	4620      	mov	r0, r4
 8001f3e:	f000 fa5d 	bl	80023fc <decodePanasonic>
 8001f42:	2800      	cmp	r0, #0
 8001f44:	d1df      	bne.n	8001f06 <my_decode+0x22>
		if(decodeLG(results)) return true;
 8001f46:	4620      	mov	r0, r4
 8001f48:	f000 f94e 	bl	80021e8 <decodeLG>
 8001f4c:	2800      	cmp	r0, #0
 8001f4e:	d1da      	bne.n	8001f06 <my_decode+0x22>
		if(decodeJVC(results)) return true;
 8001f50:	4620      	mov	r0, r4
 8001f52:	f000 f8d7 	bl	8002104 <decodeJVC>
 8001f56:	2800      	cmp	r0, #0
 8001f58:	d1d5      	bne.n	8001f06 <my_decode+0x22>
		if(decodeSAMSUNG(results)) return true;
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	f000 fbb0 	bl	80026c0 <decodeSAMSUNG>
 8001f60:	2800      	cmp	r0, #0
 8001f62:	d1d0      	bne.n	8001f06 <my_decode+0x22>
		if(decodeWhynter(results)) return true;
 8001f64:	4620      	mov	r0, r4
 8001f66:	f000 fcd7 	bl	8002918 <decodeWhynter>
 8001f6a:	2800      	cmp	r0, #0
 8001f6c:	d1cb      	bne.n	8001f06 <my_decode+0x22>
		if(decodeAiwaRCT501(results)) return true;
 8001f6e:	4620      	mov	r0, r4
 8001f70:	f000 f824 	bl	8001fbc <decodeAiwaRCT501>
 8001f74:	2800      	cmp	r0, #0
 8001f76:	d1c6      	bne.n	8001f06 <my_decode+0x22>
		if(decodeDenon(results)) return true;
 8001f78:	4620      	mov	r0, r4
 8001f7a:	f000 f87b 	bl	8002074 <decodeDenon>
 8001f7e:	2800      	cmp	r0, #0
 8001f80:	d1c1      	bne.n	8001f06 <my_decode+0x22>
	if(decodeHash(results)) return true;
 8001f82:	4620      	mov	r0, r4
 8001f84:	f7ff ff80 	bl	8001e88 <decodeHash>
 8001f88:	2800      	cmp	r0, #0
 8001f8a:	d1bc      	bne.n	8001f06 <my_decode+0x22>
	my_resume();
 8001f8c:	f7ff ff44 	bl	8001e18 <my_resume>
	return false;
 8001f90:	bd10      	pop	{r4, pc}
	if(irparams.rcvstate != STATE_STOP) return false;
 8001f92:	2000      	movs	r0, #0
}
 8001f94:	bd10      	pop	{r4, pc}
 8001f96:	bf00      	nop
 8001f98:	200000a0 	.word	0x200000a0

08001f9c <DWT_Init>:
#define SCB_DEMCR *(volatile unsigned long *)0xE000EDFC


void DWT_Init()
{
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8001f9c:	4a05      	ldr	r2, [pc, #20]	; (8001fb4 <DWT_Init+0x18>)
 8001f9e:	6813      	ldr	r3, [r2, #0]
 8001fa0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fa4:	6013      	str	r3, [r2, #0]
	DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8001fa6:	4a04      	ldr	r2, [pc, #16]	; (8001fb8 <DWT_Init+0x1c>)
 8001fa8:	6813      	ldr	r3, [r2, #0]
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	6013      	str	r3, [r2, #0]
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000edfc 	.word	0xe000edfc
 8001fb8:	e0001000 	.word	0xe0001000

08001fbc <decodeAiwaRCT501>:
#endif

//+=============================================================================
#if DECODE_AIWA_RC_T501
uint8_t decodeAiwaRCT501(decode_results *results)
{
 8001fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int  data   = 0;
	int  offset = 1;

	// Check SIZE
	if (irparams.rawlen < 2 * (AIWA_RC_T501_SUM_BITS) + 4)  return false ;
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	; (8002070 <decodeAiwaRCT501+0xb4>)
{
 8001fc2:	4604      	mov	r4, r0
	if (irparams.rawlen < 2 * (AIWA_RC_T501_SUM_BITS) + 4)  return false ;
 8001fc4:	785a      	ldrb	r2, [r3, #1]
 8001fc6:	4698      	mov	r8, r3
 8001fc8:	2a57      	cmp	r2, #87	; 0x57
 8001fca:	d802      	bhi.n	8001fd2 <decodeAiwaRCT501+0x16>
 8001fcc:	2000      	movs	r0, #0
 8001fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	// Check HDR Mark/Space
	if (!MATCH_MARK (results->rawbuf[offset++], AIWA_RC_T501_HDR_MARK ))  return false ;
 8001fd2:	68c3      	ldr	r3, [r0, #12]
 8001fd4:	f242 2160 	movw	r1, #8800	; 0x2260
 8001fd8:	8858      	ldrh	r0, [r3, #2]
 8001fda:	b280      	uxth	r0, r0
 8001fdc:	f7ff fe7c 	bl	8001cd8 <MATCH_MARK>
 8001fe0:	2800      	cmp	r0, #0
 8001fe2:	d0f3      	beq.n	8001fcc <decodeAiwaRCT501+0x10>
	if (!MATCH_SPACE(results->rawbuf[offset++], AIWA_RC_T501_HDR_SPACE))  return false ;
 8001fe4:	68e3      	ldr	r3, [r4, #12]
 8001fe6:	f241 1194 	movw	r1, #4500	; 0x1194
 8001fea:	8898      	ldrh	r0, [r3, #4]
 8001fec:	b280      	uxth	r0, r0
 8001fee:	f7ff fea7 	bl	8001d40 <MATCH_SPACE>
 8001ff2:	2800      	cmp	r0, #0
 8001ff4:	d0ea      	beq.n	8001fcc <decodeAiwaRCT501+0x10>
 8001ff6:	271d      	movs	r7, #29
 8001ff8:	2500      	movs	r5, #0

	offset += 26;  // skip pre-data - optional
	while(offset < irparams.rawlen - 4) {
 8001ffa:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001ffe:	3b04      	subs	r3, #4
 8002000:	429f      	cmp	r7, r3
 8002002:	db0c      	blt.n	800201e <decodeAiwaRCT501+0x62>
 8002004:	463e      	mov	r6, r7
		else if (MATCH_SPACE(results->rawbuf[offset], AIWA_RC_T501_ZERO_SPACE))  data = (data << 1) | 0 ;
		else                                                                     break ;  // End of one & zero detected
		offset++;
	}

	results->bits = (offset - 1) / 2;
 8002006:	3e01      	subs	r6, #1
 8002008:	f346 064f 	sbfx	r6, r6, #1, #16
	if (results->bits < 42)  return false ;
 800200c:	2e29      	cmp	r6, #41	; 0x29
	results->bits = (offset - 1) / 2;
 800200e:	8126      	strh	r6, [r4, #8]
	if (results->bits < 42)  return false ;
 8002010:	dddc      	ble.n	8001fcc <decodeAiwaRCT501+0x10>

	results->value       = data;
	results->decode_type = AIWA_RC_T501;
 8002012:	2309      	movs	r3, #9
	results->value       = data;
 8002014:	6065      	str	r5, [r4, #4]
	results->decode_type = AIWA_RC_T501;
 8002016:	7023      	strb	r3, [r4, #0]
	return true;
 8002018:	2001      	movs	r0, #1
}
 800201a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (MATCH_MARK(results->rawbuf[offset], AIWA_RC_T501_BIT_MARK))  offset++ ;
 800201e:	68e3      	ldr	r3, [r4, #12]
 8002020:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002024:	f833 0017 	ldrh.w	r0, [r3, r7, lsl #1]
 8002028:	ea4f 0947 	mov.w	r9, r7, lsl #1
 800202c:	b280      	uxth	r0, r0
 800202e:	f7ff fe53 	bl	8001cd8 <MATCH_MARK>
 8002032:	2800      	cmp	r0, #0
 8002034:	d0ca      	beq.n	8001fcc <decodeAiwaRCT501+0x10>
		if      (MATCH_SPACE(results->rawbuf[offset], AIWA_RC_T501_ONE_SPACE))   data = (data << 1) | 1 ;
 8002036:	68e3      	ldr	r3, [r4, #12]
 8002038:	f109 0902 	add.w	r9, r9, #2
 800203c:	f833 0009 	ldrh.w	r0, [r3, r9]
 8002040:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002044:	b280      	uxth	r0, r0
 8002046:	1c7e      	adds	r6, r7, #1
 8002048:	f7ff fe7a 	bl	8001d40 <MATCH_SPACE>
 800204c:	b120      	cbz	r0, 8002058 <decodeAiwaRCT501+0x9c>
 800204e:	006d      	lsls	r5, r5, #1
 8002050:	f045 0501 	orr.w	r5, r5, #1
		offset++;
 8002054:	3702      	adds	r7, #2
 8002056:	e7d0      	b.n	8001ffa <decodeAiwaRCT501+0x3e>
		else if (MATCH_SPACE(results->rawbuf[offset], AIWA_RC_T501_ZERO_SPACE))  data = (data << 1) | 0 ;
 8002058:	68e3      	ldr	r3, [r4, #12]
 800205a:	f240 61a4 	movw	r1, #1700	; 0x6a4
 800205e:	f833 0009 	ldrh.w	r0, [r3, r9]
 8002062:	b280      	uxth	r0, r0
 8002064:	f7ff fe6c 	bl	8001d40 <MATCH_SPACE>
 8002068:	2800      	cmp	r0, #0
 800206a:	d0cc      	beq.n	8002006 <decodeAiwaRCT501+0x4a>
 800206c:	006d      	lsls	r5, r5, #1
 800206e:	e7f1      	b.n	8002054 <decodeAiwaRCT501+0x98>
 8002070:	2000009c 	.word	0x2000009c

08002074 <decodeDenon>:

//+=============================================================================
//
#if DECODE_DENON
uint8_t decodeDenon (decode_results *results)
{
 8002074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned long data   = 0;  // Somewhere to build our code
	int offset = 1;  // Skip the Gap reading

	// Check we have the right amount of data
	if(irparams.rawlen != 1 + 2 + (2 * BITS) + 1) return false;
 8002076:	4b22      	ldr	r3, [pc, #136]	; (8002100 <decodeDenon+0x8c>)
{
 8002078:	4604      	mov	r4, r0
	if(irparams.rawlen != 1 + 2 + (2 * BITS) + 1) return false;
 800207a:	785b      	ldrb	r3, [r3, #1]
 800207c:	2b20      	cmp	r3, #32
 800207e:	d001      	beq.n	8002084 <decodeDenon+0x10>
 8002080:	2000      	movs	r0, #0
 8002082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	// Check initial Mark+Space match
	if(!MATCH_MARK (results->rawbuf[offset++], HDR_MARK )) return false;
 8002084:	68c3      	ldr	r3, [r0, #12]
 8002086:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800208a:	8858      	ldrh	r0, [r3, #2]
 800208c:	b280      	uxth	r0, r0
 800208e:	f7ff fe23 	bl	8001cd8 <MATCH_MARK>
 8002092:	2800      	cmp	r0, #0
 8002094:	d0f4      	beq.n	8002080 <decodeDenon+0xc>
	if(!MATCH_SPACE(results->rawbuf[offset++], HDR_SPACE)) return false;
 8002096:	68e3      	ldr	r3, [r4, #12]
 8002098:	f240 21ee 	movw	r1, #750	; 0x2ee
 800209c:	8898      	ldrh	r0, [r3, #4]
 800209e:	b280      	uxth	r0, r0
 80020a0:	f7ff fe4e 	bl	8001d40 <MATCH_SPACE>
 80020a4:	2800      	cmp	r0, #0
 80020a6:	d0eb      	beq.n	8002080 <decodeDenon+0xc>
 80020a8:	2706      	movs	r7, #6
 80020aa:	2500      	movs	r5, #0
	// Read the bits in
	for(int i = 0; i < BITS; i++) 
	{
		// Each bit looks like: MARK + SPACE_1 -> 1
		//                 or : MARK + SPACE_0 -> 0
		if (!MATCH_MARK(results->rawbuf[offset++], BIT_MARK)) return false;
 80020ac:	68e3      	ldr	r3, [r4, #12]
 80020ae:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80020b2:	5bd8      	ldrh	r0, [r3, r7]
 80020b4:	b280      	uxth	r0, r0
 80020b6:	f7ff fe0f 	bl	8001cd8 <MATCH_MARK>
 80020ba:	2800      	cmp	r0, #0
 80020bc:	d0e0      	beq.n	8002080 <decodeDenon+0xc>

		// IR data is big-endian, so we shuffle it in from the right:
		if(MATCH_SPACE(results->rawbuf[offset], ONE_SPACE))   data = (data << 1) | 1;
 80020be:	68e3      	ldr	r3, [r4, #12]
 80020c0:	1cbe      	adds	r6, r7, #2
 80020c2:	5b98      	ldrh	r0, [r3, r6]
 80020c4:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 80020c8:	b280      	uxth	r0, r0
 80020ca:	f7ff fe39 	bl	8001d40 <MATCH_SPACE>
 80020ce:	b160      	cbz	r0, 80020ea <decodeDenon+0x76>
 80020d0:	006d      	lsls	r5, r5, #1
 80020d2:	f045 0501 	orr.w	r5, r5, #1
 80020d6:	3704      	adds	r7, #4
	for(int i = 0; i < BITS; i++) 
 80020d8:	2f3e      	cmp	r7, #62	; 0x3e
 80020da:	d1e7      	bne.n	80020ac <decodeDenon+0x38>
		else return false;
		offset++;
	}

	// Success
	results->bits = BITS;
 80020dc:	230e      	movs	r3, #14
 80020de:	8123      	strh	r3, [r4, #8]
	results->value = data;
	results->decode_type = DENON;
 80020e0:	230f      	movs	r3, #15
	results->value = data;
 80020e2:	6065      	str	r5, [r4, #4]
	results->decode_type = DENON;
 80020e4:	7023      	strb	r3, [r4, #0]
	return true;
 80020e6:	2001      	movs	r0, #1
}
 80020e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if (MATCH_SPACE(results->rawbuf[offset], ZERO_SPACE))  data = (data << 1) | 0;
 80020ea:	68e3      	ldr	r3, [r4, #12]
 80020ec:	f240 21ee 	movw	r1, #750	; 0x2ee
 80020f0:	5b98      	ldrh	r0, [r3, r6]
 80020f2:	b280      	uxth	r0, r0
 80020f4:	f7ff fe24 	bl	8001d40 <MATCH_SPACE>
 80020f8:	2800      	cmp	r0, #0
 80020fa:	d0c1      	beq.n	8002080 <decodeDenon+0xc>
 80020fc:	006d      	lsls	r5, r5, #1
 80020fe:	e7ea      	b.n	80020d6 <decodeDenon+0x62>
 8002100:	2000009c 	.word	0x2000009c

08002104 <decodeJVC>:
#endif

//+=============================================================================
#if DECODE_JVC
uint8_t decodeJVC(decode_results *results)
{
 8002104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	long data   = 0;
	int offset = 1; // Skip first space

	// Check for repeat
	if((irparams.rawlen - 1 == 33) && MATCH_MARK(results->rawbuf[offset], JVC_BIT_MARK) && MATCH_MARK(results->rawbuf[irparams.rawlen-1], JVC_BIT_MARK)) 
 8002106:	4d37      	ldr	r5, [pc, #220]	; (80021e4 <decodeJVC+0xe0>)
{
 8002108:	4604      	mov	r4, r0
	if((irparams.rawlen - 1 == 33) && MATCH_MARK(results->rawbuf[offset], JVC_BIT_MARK) && MATCH_MARK(results->rawbuf[irparams.rawlen-1], JVC_BIT_MARK)) 
 800210a:	786b      	ldrb	r3, [r5, #1]
 800210c:	462e      	mov	r6, r5
 800210e:	2b22      	cmp	r3, #34	; 0x22
 8002110:	d11d      	bne.n	800214e <decodeJVC+0x4a>
 8002112:	68c3      	ldr	r3, [r0, #12]
 8002114:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002118:	8858      	ldrh	r0, [r3, #2]
 800211a:	b280      	uxth	r0, r0
 800211c:	f7ff fddc 	bl	8001cd8 <MATCH_MARK>
 8002120:	b1a8      	cbz	r0, 800214e <decodeJVC+0x4a>
 8002122:	786b      	ldrb	r3, [r5, #1]
 8002124:	68e2      	ldr	r2, [r4, #12]
 8002126:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800212a:	3b01      	subs	r3, #1
 800212c:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8002130:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002134:	b280      	uxth	r0, r0
 8002136:	f7ff fdcf 	bl	8001cd8 <MATCH_MARK>
 800213a:	b140      	cbz	r0, 800214e <decodeJVC+0x4a>
	{
		results->bits = 0;
 800213c:	2300      	movs	r3, #0
 800213e:	8123      	strh	r3, [r4, #8]
		results->value = REPEAT;
 8002140:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002144:	6063      	str	r3, [r4, #4]
	if(!MATCH_MARK(results->rawbuf[offset], JVC_BIT_MARK)) return false;

	// Success
	results->bits        = JVC_BITS;
	results->value       = data;
	results->decode_type = JVC;
 8002146:	2306      	movs	r3, #6

	return true;
 8002148:	2001      	movs	r0, #1
	results->decode_type = JVC;
 800214a:	7023      	strb	r3, [r4, #0]
}
 800214c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(!MATCH_MARK(results->rawbuf[offset++], JVC_HDR_MARK)) return false;
 800214e:	68e3      	ldr	r3, [r4, #12]
 8002150:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8002154:	8858      	ldrh	r0, [r3, #2]
 8002156:	b280      	uxth	r0, r0
 8002158:	f7ff fdbe 	bl	8001cd8 <MATCH_MARK>
 800215c:	b908      	cbnz	r0, 8002162 <decodeJVC+0x5e>
 800215e:	2000      	movs	r0, #0
 8002160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(irparams.rawlen < (2 * JVC_BITS) + 1) return false;
 8002162:	7873      	ldrb	r3, [r6, #1]
 8002164:	2b20      	cmp	r3, #32
 8002166:	d9fa      	bls.n	800215e <decodeJVC+0x5a>
	if(!MATCH_SPACE(results->rawbuf[offset++], JVC_HDR_SPACE))  return false;
 8002168:	68e3      	ldr	r3, [r4, #12]
 800216a:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800216e:	8898      	ldrh	r0, [r3, #4]
 8002170:	b280      	uxth	r0, r0
 8002172:	f7ff fde5 	bl	8001d40 <MATCH_SPACE>
 8002176:	2800      	cmp	r0, #0
 8002178:	d0f1      	beq.n	800215e <decodeJVC+0x5a>
 800217a:	2603      	movs	r6, #3
 800217c:	2500      	movs	r5, #0
		if(!MATCH_MARK(results->rawbuf[offset++], JVC_BIT_MARK)) return false;
 800217e:	68e3      	ldr	r3, [r4, #12]
 8002180:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002184:	f833 0016 	ldrh.w	r0, [r3, r6, lsl #1]
 8002188:	0077      	lsls	r7, r6, #1
 800218a:	b280      	uxth	r0, r0
 800218c:	f7ff fda4 	bl	8001cd8 <MATCH_MARK>
 8002190:	2800      	cmp	r0, #0
 8002192:	d0e4      	beq.n	800215e <decodeJVC+0x5a>
		if(MATCH_SPACE(results->rawbuf[offset], JVC_ONE_SPACE))   data = (data << 1) | 1;
 8002194:	68e3      	ldr	r3, [r4, #12]
 8002196:	3702      	adds	r7, #2
 8002198:	5bd8      	ldrh	r0, [r3, r7]
 800219a:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 800219e:	b280      	uxth	r0, r0
 80021a0:	f7ff fdce 	bl	8001d40 <MATCH_SPACE>
 80021a4:	b198      	cbz	r0, 80021ce <decodeJVC+0xca>
 80021a6:	006d      	lsls	r5, r5, #1
 80021a8:	f045 0501 	orr.w	r5, r5, #1
		offset++;
 80021ac:	3602      	adds	r6, #2
	for (int i = 0;  i < JVC_BITS;  i++) 
 80021ae:	2e23      	cmp	r6, #35	; 0x23
 80021b0:	d1e5      	bne.n	800217e <decodeJVC+0x7a>
	if(!MATCH_MARK(results->rawbuf[offset], JVC_BIT_MARK)) return false;
 80021b2:	68e3      	ldr	r3, [r4, #12]
 80021b4:	f44f 7116 	mov.w	r1, #600	; 0x258
 80021b8:	f8b3 0046 	ldrh.w	r0, [r3, #70]	; 0x46
 80021bc:	b280      	uxth	r0, r0
 80021be:	f7ff fd8b 	bl	8001cd8 <MATCH_MARK>
 80021c2:	2800      	cmp	r0, #0
 80021c4:	d0cb      	beq.n	800215e <decodeJVC+0x5a>
	results->bits        = JVC_BITS;
 80021c6:	2310      	movs	r3, #16
	results->value       = data;
 80021c8:	6065      	str	r5, [r4, #4]
	results->bits        = JVC_BITS;
 80021ca:	8123      	strh	r3, [r4, #8]
 80021cc:	e7bb      	b.n	8002146 <decodeJVC+0x42>
		else if (MATCH_SPACE(results->rawbuf[offset], JVC_ZERO_SPACE))  data = (data << 1) | 0;
 80021ce:	68e3      	ldr	r3, [r4, #12]
 80021d0:	f240 2126 	movw	r1, #550	; 0x226
 80021d4:	5bd8      	ldrh	r0, [r3, r7]
 80021d6:	b280      	uxth	r0, r0
 80021d8:	f7ff fdb2 	bl	8001d40 <MATCH_SPACE>
 80021dc:	2800      	cmp	r0, #0
 80021de:	d0be      	beq.n	800215e <decodeJVC+0x5a>
 80021e0:	006d      	lsls	r5, r5, #1
 80021e2:	e7e3      	b.n	80021ac <decodeJVC+0xa8>
 80021e4:	2000009c 	.word	0x2000009c

080021e8 <decodeLG>:
#define LG_RPT_LENGTH 60000

//+=============================================================================
#if DECODE_LG
uint8_t decodeLG(decode_results *results)
{
 80021e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    long  data   = 0;
    int   offset = 1; // Skip first space

	// Check we have the right amount of data
    if (irparams.rawlen < (2 * LG_BITS) + 1 )  return false ;
 80021ea:	4b28      	ldr	r3, [pc, #160]	; (800228c <decodeLG+0xa4>)
{
 80021ec:	4604      	mov	r4, r0
    if (irparams.rawlen < (2 * LG_BITS) + 1 )  return false ;
 80021ee:	785b      	ldrb	r3, [r3, #1]
 80021f0:	2b38      	cmp	r3, #56	; 0x38
 80021f2:	d801      	bhi.n	80021f8 <decodeLG+0x10>
 80021f4:	2000      	movs	r0, #0
 80021f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    // Initial mark/space
    if (!MATCH_MARK(results->rawbuf[offset++], LG_HDR_MARK))  return false ;
 80021f8:	68c3      	ldr	r3, [r0, #12]
 80021fa:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 80021fe:	8858      	ldrh	r0, [r3, #2]
 8002200:	b280      	uxth	r0, r0
 8002202:	f7ff fd69 	bl	8001cd8 <MATCH_MARK>
 8002206:	2800      	cmp	r0, #0
 8002208:	d0f4      	beq.n	80021f4 <decodeLG+0xc>
    if (!MATCH_SPACE(results->rawbuf[offset++], LG_HDR_SPACE))  return false ;
 800220a:	68e3      	ldr	r3, [r4, #12]
 800220c:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8002210:	8898      	ldrh	r0, [r3, #4]
 8002212:	b280      	uxth	r0, r0
 8002214:	f7ff fd94 	bl	8001d40 <MATCH_SPACE>
 8002218:	2800      	cmp	r0, #0
 800221a:	d0eb      	beq.n	80021f4 <decodeLG+0xc>
 800221c:	2603      	movs	r6, #3
 800221e:	2500      	movs	r5, #0

    for (int i = 0;  i < LG_BITS;  i++) {
        if (!MATCH_MARK(results->rawbuf[offset++], LG_BIT_MARK))  return false ;
 8002220:	68e3      	ldr	r3, [r4, #12]
 8002222:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002226:	f833 0016 	ldrh.w	r0, [r3, r6, lsl #1]
 800222a:	0077      	lsls	r7, r6, #1
 800222c:	b280      	uxth	r0, r0
 800222e:	f7ff fd53 	bl	8001cd8 <MATCH_MARK>
 8002232:	2800      	cmp	r0, #0
 8002234:	d0de      	beq.n	80021f4 <decodeLG+0xc>

        if      (MATCH_SPACE(results->rawbuf[offset], LG_ONE_SPACE))   data = (data << 1) | 1 ;
 8002236:	68e3      	ldr	r3, [r4, #12]
 8002238:	3702      	adds	r7, #2
 800223a:	5bd8      	ldrh	r0, [r3, r7]
 800223c:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8002240:	b280      	uxth	r0, r0
 8002242:	f7ff fd7d 	bl	8001d40 <MATCH_SPACE>
 8002246:	b1b0      	cbz	r0, 8002276 <decodeLG+0x8e>
 8002248:	006d      	lsls	r5, r5, #1
 800224a:	f045 0501 	orr.w	r5, r5, #1
        else if (MATCH_SPACE(results->rawbuf[offset], LG_ZERO_SPACE))  data = (data << 1) | 0 ;
        else                                                           return false ;
        offset++;
 800224e:	3602      	adds	r6, #2
    for (int i = 0;  i < LG_BITS;  i++) {
 8002250:	2e3b      	cmp	r6, #59	; 0x3b
 8002252:	d1e5      	bne.n	8002220 <decodeLG+0x38>
    }

    // Stop bit
    if (!MATCH_MARK(results->rawbuf[offset], LG_BIT_MARK))   return false ;
 8002254:	68e3      	ldr	r3, [r4, #12]
 8002256:	f44f 7116 	mov.w	r1, #600	; 0x258
 800225a:	f8b3 0076 	ldrh.w	r0, [r3, #118]	; 0x76
 800225e:	b280      	uxth	r0, r0
 8002260:	f7ff fd3a 	bl	8001cd8 <MATCH_MARK>
 8002264:	2800      	cmp	r0, #0
 8002266:	d0c5      	beq.n	80021f4 <decodeLG+0xc>

    // Success
    results->bits        = LG_BITS;
 8002268:	231c      	movs	r3, #28
 800226a:	8123      	strh	r3, [r4, #8]
    results->value       = data;
    results->decode_type = LG;
 800226c:	230a      	movs	r3, #10
    results->value       = data;
 800226e:	6065      	str	r5, [r4, #4]
    results->decode_type = LG;
 8002270:	7023      	strb	r3, [r4, #0]
    return true;
 8002272:	2001      	movs	r0, #1
}
 8002274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        else if (MATCH_SPACE(results->rawbuf[offset], LG_ZERO_SPACE))  data = (data << 1) | 0 ;
 8002276:	68e3      	ldr	r3, [r4, #12]
 8002278:	f240 2126 	movw	r1, #550	; 0x226
 800227c:	5bd8      	ldrh	r0, [r3, r7]
 800227e:	b280      	uxth	r0, r0
 8002280:	f7ff fd5e 	bl	8001d40 <MATCH_SPACE>
 8002284:	2800      	cmp	r0, #0
 8002286:	d0b5      	beq.n	80021f4 <decodeLG+0xc>
 8002288:	006d      	lsls	r5, r5, #1
 800228a:	e7e0      	b.n	800224e <decodeLG+0x66>
 800228c:	2000009c 	.word	0x2000009c

08002290 <decodeMitsubishi>:
// #define MITSUBISHI_RPT_LENGTH 45000

//+=============================================================================
#if DECODE_MITSUBISHI
uint8_t decodeMitsubishi (decode_results *results)
{
 8002290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  // Serial.print("?!? decoding Mitsubishi:");Serial.print(irparams.rawlen); Serial.print(" want "); Serial.println( 2 * MITSUBISHI_BITS + 2);
  long data = 0;
  if (irparams.rawlen < 2 * MITSUBISHI_BITS + 2)  return false ;
 8002294:	4b28      	ldr	r3, [pc, #160]	; (8002338 <decodeMitsubishi+0xa8>)
{
 8002296:	4604      	mov	r4, r0
  if (irparams.rawlen < 2 * MITSUBISHI_BITS + 2)  return false ;
 8002298:	785a      	ldrb	r2, [r3, #1]
 800229a:	4699      	mov	r9, r3
 800229c:	2a21      	cmp	r2, #33	; 0x21
 800229e:	d802      	bhi.n	80022a6 <decodeMitsubishi+0x16>
 80022a0:	2000      	movs	r0, #0
 80022a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

  // Typical
  // 14200 7 41 7 42 7 42 7 17 7 17 7 18 7 41 7 18 7 17 7 17 7 18 7 41 8 17 7 17 7 18 7 17 7

  // Initial Space
  if (!MATCH_MARK(results->rawbuf[offset], MITSUBISHI_HDR_SPACE))  return false ;
 80022a6:	68c3      	ldr	r3, [r0, #12]
 80022a8:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80022ac:	8858      	ldrh	r0, [r3, #2]
 80022ae:	b280      	uxth	r0, r0
 80022b0:	f7ff fd12 	bl	8001cd8 <MATCH_MARK>
 80022b4:	2800      	cmp	r0, #0
 80022b6:	d0f3      	beq.n	80022a0 <decodeMitsubishi+0x10>
 80022b8:	2702      	movs	r7, #2
 80022ba:	2600      	movs	r6, #0
  offset++;

  while (offset + 1 < irparams.rawlen) {
 80022bc:	f899 3001 	ldrb.w	r3, [r9, #1]
 80022c0:	1c7d      	adds	r5, r7, #1
 80022c2:	42ab      	cmp	r3, r5
 80022c4:	dc0f      	bgt.n	80022e6 <decodeMitsubishi+0x56>
 80022c6:	463d      	mov	r5, r7
    if (!MATCH_SPACE(results->rawbuf[offset], MITSUBISHI_HDR_SPACE))  break ;
    offset++;
  }

  // Success
  results->bits = (offset - 1) / 2;
 80022c8:	3d01      	subs	r5, #1
 80022ca:	f345 054f 	sbfx	r5, r5, #1, #16
  if (results->bits < MITSUBISHI_BITS) {
 80022ce:	2d0f      	cmp	r5, #15
    results->bits = 0;
 80022d0:	bfd4      	ite	le
 80022d2:	2000      	movle	r0, #0
    return false;
  }

  results->value       = data;
  results->decode_type = MITSUBISHI;
 80022d4:	230c      	movgt	r3, #12
  results->bits = (offset - 1) / 2;
 80022d6:	8125      	strh	r5, [r4, #8]
  results->value       = data;
 80022d8:	bfc9      	itett	gt
 80022da:	6066      	strgt	r6, [r4, #4]
    results->bits = 0;
 80022dc:	8120      	strhle	r0, [r4, #8]
  results->decode_type = MITSUBISHI;
 80022de:	7023      	strbgt	r3, [r4, #0]
  return true;
 80022e0:	2001      	movgt	r0, #1
}
 80022e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if      (MATCH_MARK(results->rawbuf[offset], MITSUBISHI_ONE_MARK))   data = (data << 1) | 1 ;
 80022e6:	68e3      	ldr	r3, [r4, #12]
 80022e8:	f240 719e 	movw	r1, #1950	; 0x79e
 80022ec:	f833 0017 	ldrh.w	r0, [r3, r7, lsl #1]
 80022f0:	ea4f 0847 	mov.w	r8, r7, lsl #1
 80022f4:	b280      	uxth	r0, r0
 80022f6:	f7ff fcef 	bl	8001cd8 <MATCH_MARK>
 80022fa:	b180      	cbz	r0, 800231e <decodeMitsubishi+0x8e>
 80022fc:	0076      	lsls	r6, r6, #1
 80022fe:	f046 0601 	orr.w	r6, r6, #1
    if (!MATCH_SPACE(results->rawbuf[offset], MITSUBISHI_HDR_SPACE))  break ;
 8002302:	68e3      	ldr	r3, [r4, #12]
 8002304:	f108 0802 	add.w	r8, r8, #2
 8002308:	f833 0008 	ldrh.w	r0, [r3, r8]
 800230c:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8002310:	b280      	uxth	r0, r0
 8002312:	f7ff fd15 	bl	8001d40 <MATCH_SPACE>
 8002316:	2800      	cmp	r0, #0
 8002318:	d0d6      	beq.n	80022c8 <decodeMitsubishi+0x38>
    offset++;
 800231a:	3702      	adds	r7, #2
 800231c:	e7ce      	b.n	80022bc <decodeMitsubishi+0x2c>
    else if (MATCH_MARK(results->rawbuf[offset], MITSUBISHI_ZERO_MARK))  data <<= 1 ;
 800231e:	68e3      	ldr	r3, [r4, #12]
 8002320:	f240 21ee 	movw	r1, #750	; 0x2ee
 8002324:	f833 0017 	ldrh.w	r0, [r3, r7, lsl #1]
 8002328:	b280      	uxth	r0, r0
 800232a:	f7ff fcd5 	bl	8001cd8 <MATCH_MARK>
 800232e:	2800      	cmp	r0, #0
 8002330:	d0b6      	beq.n	80022a0 <decodeMitsubishi+0x10>
 8002332:	0076      	lsls	r6, r6, #1
 8002334:	e7e5      	b.n	8002302 <decodeMitsubishi+0x72>
 8002336:	bf00      	nop
 8002338:	2000009c 	.word	0x2000009c

0800233c <decodeNEC>:
//+=============================================================================
// NECs have a repeat only 4 items long
//
#if DECODE_NEC
uint8_t decodeNEC (decode_results *results)
{
 800233c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	long  data   = 0;  // We decode in to here; Start with nothing
	int   offset = 1;  // Index in to results; Skip first entry!?

	// Check header "mark"
	if (!MATCH_MARK(results->rawbuf[offset], NEC_HDR_MARK))  return false ;
 800233e:	68c3      	ldr	r3, [r0, #12]
{
 8002340:	4604      	mov	r4, r0
	if (!MATCH_MARK(results->rawbuf[offset], NEC_HDR_MARK))  return false ;
 8002342:	8858      	ldrh	r0, [r3, #2]
 8002344:	f242 3128 	movw	r1, #9000	; 0x2328
 8002348:	b280      	uxth	r0, r0
 800234a:	f7ff fcc5 	bl	8001cd8 <MATCH_MARK>
 800234e:	b908      	cbnz	r0, 8002354 <decodeNEC+0x18>
 8002350:	2000      	movs	r0, #0
 8002352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	offset++;

	// Check for repeat
	if ( (irparams.rawlen == 4)
 8002354:	4d28      	ldr	r5, [pc, #160]	; (80023f8 <decodeNEC+0xbc>)
 8002356:	786a      	ldrb	r2, [r5, #1]
 8002358:	2a04      	cmp	r2, #4
 800235a:	d118      	bne.n	800238e <decodeNEC+0x52>
	    && MATCH_SPACE(results->rawbuf[offset  ], NEC_RPT_SPACE)
 800235c:	68e3      	ldr	r3, [r4, #12]
 800235e:	f640 01ca 	movw	r1, #2250	; 0x8ca
 8002362:	8898      	ldrh	r0, [r3, #4]
 8002364:	b280      	uxth	r0, r0
 8002366:	f7ff fceb 	bl	8001d40 <MATCH_SPACE>
 800236a:	b180      	cbz	r0, 800238e <decodeNEC+0x52>
	    && MATCH_MARK (results->rawbuf[offset+1], NEC_BIT_MARK )
 800236c:	68e3      	ldr	r3, [r4, #12]
 800236e:	f44f 710c 	mov.w	r1, #560	; 0x230
 8002372:	88d8      	ldrh	r0, [r3, #6]
 8002374:	b280      	uxth	r0, r0
 8002376:	f7ff fcaf 	bl	8001cd8 <MATCH_MARK>
 800237a:	b140      	cbz	r0, 800238e <decodeNEC+0x52>
	   ) {
		results->bits        = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	8123      	strh	r3, [r4, #8]
		results->value       = REPEAT;
 8002380:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002384:	6063      	str	r3, [r4, #4]
	}

	// Success
	results->bits        = NEC_BITS;
	results->value       = data;
	results->decode_type = NEC;
 8002386:	2303      	movs	r3, #3

	return true;
 8002388:	2001      	movs	r0, #1
	results->decode_type = NEC;
 800238a:	7023      	strb	r3, [r4, #0]
}
 800238c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (irparams.rawlen < (2 * NEC_BITS) + 4)  return false ;
 800238e:	786b      	ldrb	r3, [r5, #1]
 8002390:	2b43      	cmp	r3, #67	; 0x43
 8002392:	d9dd      	bls.n	8002350 <decodeNEC+0x14>
	if (!MATCH_SPACE(results->rawbuf[offset], NEC_HDR_SPACE))  return false ;
 8002394:	68e3      	ldr	r3, [r4, #12]
 8002396:	f241 1194 	movw	r1, #4500	; 0x1194
 800239a:	8898      	ldrh	r0, [r3, #4]
 800239c:	b280      	uxth	r0, r0
 800239e:	f7ff fccf 	bl	8001d40 <MATCH_SPACE>
 80023a2:	2800      	cmp	r0, #0
 80023a4:	d0d4      	beq.n	8002350 <decodeNEC+0x14>
 80023a6:	2706      	movs	r7, #6
 80023a8:	2500      	movs	r5, #0
		if (!MATCH_MARK(results->rawbuf[offset], NEC_BIT_MARK))  return false ;
 80023aa:	68e3      	ldr	r3, [r4, #12]
 80023ac:	f44f 710c 	mov.w	r1, #560	; 0x230
 80023b0:	5bd8      	ldrh	r0, [r3, r7]
 80023b2:	b280      	uxth	r0, r0
 80023b4:	f7ff fc90 	bl	8001cd8 <MATCH_MARK>
 80023b8:	2800      	cmp	r0, #0
 80023ba:	d0c9      	beq.n	8002350 <decodeNEC+0x14>
		if      (MATCH_SPACE(results->rawbuf[offset], NEC_ONE_SPACE ))  data = (data << 1) | 1 ;
 80023bc:	68e3      	ldr	r3, [r4, #12]
 80023be:	1cbe      	adds	r6, r7, #2
 80023c0:	5b98      	ldrh	r0, [r3, r6]
 80023c2:	f240 619a 	movw	r1, #1690	; 0x69a
 80023c6:	b280      	uxth	r0, r0
 80023c8:	f7ff fcba 	bl	8001d40 <MATCH_SPACE>
 80023cc:	b148      	cbz	r0, 80023e2 <decodeNEC+0xa6>
 80023ce:	006d      	lsls	r5, r5, #1
 80023d0:	f045 0501 	orr.w	r5, r5, #1
 80023d4:	3704      	adds	r7, #4
	for (int i = 0;  i < NEC_BITS;  i++) {
 80023d6:	2f86      	cmp	r7, #134	; 0x86
 80023d8:	d1e7      	bne.n	80023aa <decodeNEC+0x6e>
	results->bits        = NEC_BITS;
 80023da:	2320      	movs	r3, #32
	results->value       = data;
 80023dc:	6065      	str	r5, [r4, #4]
	results->bits        = NEC_BITS;
 80023de:	8123      	strh	r3, [r4, #8]
 80023e0:	e7d1      	b.n	8002386 <decodeNEC+0x4a>
		else if (MATCH_SPACE(results->rawbuf[offset], NEC_ZERO_SPACE))  data = (data << 1) | 0 ;
 80023e2:	68e3      	ldr	r3, [r4, #12]
 80023e4:	f44f 710c 	mov.w	r1, #560	; 0x230
 80023e8:	5b98      	ldrh	r0, [r3, r6]
 80023ea:	b280      	uxth	r0, r0
 80023ec:	f7ff fca8 	bl	8001d40 <MATCH_SPACE>
 80023f0:	2800      	cmp	r0, #0
 80023f2:	d0ad      	beq.n	8002350 <decodeNEC+0x14>
 80023f4:	006d      	lsls	r5, r5, #1
 80023f6:	e7ed      	b.n	80023d4 <decodeNEC+0x98>
 80023f8:	2000009c 	.word	0x2000009c

080023fc <decodePanasonic>:
uint8_t decodePanasonic (decode_results *results)
{
    unsigned long long  data   = 0;
    int                 offset = 1;

    if (!MATCH_MARK(results->rawbuf[offset++], PANASONIC_HDR_MARK ))  return false ;
 80023fc:	68c3      	ldr	r3, [r0, #12]
{
 80023fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002402:	4606      	mov	r6, r0
    if (!MATCH_MARK(results->rawbuf[offset++], PANASONIC_HDR_MARK ))  return false ;
 8002404:	8858      	ldrh	r0, [r3, #2]
 8002406:	f640 51ae 	movw	r1, #3502	; 0xdae
 800240a:	b280      	uxth	r0, r0
 800240c:	f7ff fc64 	bl	8001cd8 <MATCH_MARK>
 8002410:	b910      	cbnz	r0, 8002418 <decodePanasonic+0x1c>
 8002412:	2000      	movs	r0, #0
 8002414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (!MATCH_MARK(results->rawbuf[offset++], PANASONIC_HDR_SPACE))  return false ;
 8002418:	68f3      	ldr	r3, [r6, #12]
 800241a:	f240 61d6 	movw	r1, #1750	; 0x6d6
 800241e:	8898      	ldrh	r0, [r3, #4]
 8002420:	b280      	uxth	r0, r0
 8002422:	f7ff fc59 	bl	8001cd8 <MATCH_MARK>
 8002426:	2800      	cmp	r0, #0
 8002428:	d0f3      	beq.n	8002412 <decodePanasonic+0x16>
 800242a:	2706      	movs	r7, #6
 800242c:	2400      	movs	r4, #0
 800242e:	2500      	movs	r5, #0

    // decode address
    for (int i = 0;  i < PANASONIC_BITS;  i++) {
        if (!MATCH_MARK(results->rawbuf[offset++], PANASONIC_BIT_MARK))  return false ;
 8002430:	68f3      	ldr	r3, [r6, #12]
 8002432:	f44f 71fb 	mov.w	r1, #502	; 0x1f6
 8002436:	5bd8      	ldrh	r0, [r3, r7]
 8002438:	b280      	uxth	r0, r0
 800243a:	f7ff fc4d 	bl	8001cd8 <MATCH_MARK>
 800243e:	2800      	cmp	r0, #0
 8002440:	d0e7      	beq.n	8002412 <decodePanasonic+0x16>

        if      (MATCH_SPACE(results->rawbuf[offset],PANASONIC_ONE_SPACE ))  data = (data << 1) | 1 ;
 8002442:	68f3      	ldr	r3, [r6, #12]
 8002444:	f107 0802 	add.w	r8, r7, #2
 8002448:	f833 0008 	ldrh.w	r0, [r3, r8]
 800244c:	f240 41dc 	movw	r1, #1244	; 0x4dc
 8002450:	b280      	uxth	r0, r0
 8002452:	f7ff fc75 	bl	8001d40 <MATCH_SPACE>
 8002456:	b178      	cbz	r0, 8002478 <decodePanasonic+0x7c>
 8002458:	1924      	adds	r4, r4, r4
 800245a:	416d      	adcs	r5, r5
 800245c:	f044 0401 	orr.w	r4, r4, #1
 8002460:	3704      	adds	r7, #4
    for (int i = 0;  i < PANASONIC_BITS;  i++) {
 8002462:	2fc6      	cmp	r7, #198	; 0xc6
 8002464:	d1e4      	bne.n	8002430 <decodePanasonic+0x34>
        offset++;
    }

    results->value       = (unsigned long)data;
    results->address     = (unsigned int)(data >> 32);
    results->decode_type = PANASONIC;
 8002466:	2305      	movs	r3, #5
 8002468:	7033      	strb	r3, [r6, #0]
    results->bits        = PANASONIC_BITS;
 800246a:	2330      	movs	r3, #48	; 0x30
    results->value       = (unsigned long)data;
 800246c:	6074      	str	r4, [r6, #4]
    results->address     = (unsigned int)(data >> 32);
 800246e:	8075      	strh	r5, [r6, #2]
    results->bits        = PANASONIC_BITS;
 8002470:	8133      	strh	r3, [r6, #8]

    return true;
 8002472:	2001      	movs	r0, #1
}
 8002474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        else if (MATCH_SPACE(results->rawbuf[offset],PANASONIC_ZERO_SPACE))  data = (data << 1) | 0 ;
 8002478:	68f3      	ldr	r3, [r6, #12]
 800247a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800247e:	f833 0008 	ldrh.w	r0, [r3, r8]
 8002482:	b280      	uxth	r0, r0
 8002484:	f7ff fc5c 	bl	8001d40 <MATCH_SPACE>
 8002488:	2800      	cmp	r0, #0
 800248a:	d0c2      	beq.n	8002412 <decodePanasonic+0x16>
 800248c:	1924      	adds	r4, r4, r4
 800248e:	416d      	adcs	r5, r5
 8002490:	e7e6      	b.n	8002460 <decodePanasonic+0x64>

08002492 <getRClevel>:
// t1 is the time interval for a single bit in microseconds.
// Returns -1 for error (measured time interval is not a multiple of t1).
//
#if (DECODE_RC5 || DECODE_RC6)
int getRClevel (decode_results *results,  int *offset,  int *used,  int t1)
{
 8002492:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002496:	4690      	mov	r8, r2
 8002498:	4699      	mov	r9, r3
	int  width;
	int  val;
	int  correction;
	int  avail;

	if (*offset >= results->rawlen)  return SPACE ;  // After end of recorded buffer, assume SPACE.
 800249a:	680a      	ldr	r2, [r1, #0]
 800249c:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
{
 80024a0:	460f      	mov	r7, r1
	if (*offset >= results->rawlen)  return SPACE ;  // After end of recorded buffer, assume SPACE.
 80024a2:	429a      	cmp	r2, r3
 80024a4:	da34      	bge.n	8002510 <getRClevel+0x7e>
	width      = results->rawbuf[*offset];
	val        = ((*offset) % 2) ? MARK : SPACE;
	correction = (val == MARK) ? MARK_EXCESS : - MARK_EXCESS;
 80024a6:	f012 0f01 	tst.w	r2, #1
 80024aa:	bf0c      	ite	eq
 80024ac:	f06f 0463 	mvneq.w	r4, #99	; 0x63
 80024b0:	2464      	movne	r4, #100	; 0x64
	val        = ((*offset) % 2) ? MARK : SPACE;
 80024b2:	43d5      	mvns	r5, r2
	width      = results->rawbuf[*offset];
 80024b4:	68c3      	ldr	r3, [r0, #12]

	if      (MATCH(width, (  t1) + correction))  avail = 1 ;
 80024b6:	444c      	add	r4, r9
	width      = results->rawbuf[*offset];
 80024b8:	f833 6012 	ldrh.w	r6, [r3, r2, lsl #1]
	if      (MATCH(width, (  t1) + correction))  avail = 1 ;
 80024bc:	4621      	mov	r1, r4
	width      = results->rawbuf[*offset];
 80024be:	b2b6      	uxth	r6, r6
	if      (MATCH(width, (  t1) + correction))  avail = 1 ;
 80024c0:	4630      	mov	r0, r6
	val        = ((*offset) % 2) ? MARK : SPACE;
 80024c2:	f005 0501 	and.w	r5, r5, #1
	if      (MATCH(width, (  t1) + correction))  avail = 1 ;
 80024c6:	f7ff fbd5 	bl	8001c74 <MATCH>
 80024ca:	b9e8      	cbnz	r0, 8002508 <getRClevel+0x76>
	else if (MATCH(width, (2*t1) + correction))  avail = 2 ;
 80024cc:	444c      	add	r4, r9
 80024ce:	4621      	mov	r1, r4
 80024d0:	4630      	mov	r0, r6
 80024d2:	f7ff fbcf 	bl	8001c74 <MATCH>
 80024d6:	b9c8      	cbnz	r0, 800250c <getRClevel+0x7a>
	else if (MATCH(width, (3*t1) + correction))  avail = 3 ;
 80024d8:	eb09 0104 	add.w	r1, r9, r4
 80024dc:	4630      	mov	r0, r6
 80024de:	f7ff fbc9 	bl	8001c74 <MATCH>
 80024e2:	b1b8      	cbz	r0, 8002514 <getRClevel+0x82>
 80024e4:	2203      	movs	r2, #3
	else                                         return -1 ;

	(*used)++;
 80024e6:	f8d8 3000 	ldr.w	r3, [r8]
 80024ea:	3301      	adds	r3, #1
	if (*used >= avail) {
 80024ec:	429a      	cmp	r2, r3
		*used = 0;
 80024ee:	bfdd      	ittte	le
 80024f0:	2300      	movle	r3, #0
 80024f2:	f8c8 3000 	strle.w	r3, [r8]
		(*offset)++;
 80024f6:	683b      	ldrle	r3, [r7, #0]
	(*used)++;
 80024f8:	f8c8 3000 	strgt.w	r3, [r8]
		(*offset)++;
 80024fc:	bfdc      	itt	le
 80024fe:	3301      	addle	r3, #1
 8002500:	603b      	strle	r3, [r7, #0]
	}

	//DBG_PRINTLN( (val == MARK) ? "MARK" : "SPACE" );

	return val;
}
 8002502:	4628      	mov	r0, r5
 8002504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if      (MATCH(width, (  t1) + correction))  avail = 1 ;
 8002508:	2201      	movs	r2, #1
 800250a:	e7ec      	b.n	80024e6 <getRClevel+0x54>
	else if (MATCH(width, (2*t1) + correction))  avail = 2 ;
 800250c:	2202      	movs	r2, #2
 800250e:	e7ea      	b.n	80024e6 <getRClevel+0x54>
	if (*offset >= results->rawlen)  return SPACE ;  // After end of recorded buffer, assume SPACE.
 8002510:	2501      	movs	r5, #1
 8002512:	e7f6      	b.n	8002502 <getRClevel+0x70>
	else                                         return -1 ;
 8002514:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002518:	e7f3      	b.n	8002502 <getRClevel+0x70>
	...

0800251c <decodeRC5>:
uint8_t decodeRC5 (decode_results *results)
{
	int   nbits;
	long  data   = 0;
	int   used   = 0;
	int   offset = 1;  // Skip gap space
 800251c:	2200      	movs	r2, #0
 800251e:	2301      	movs	r3, #1
{
 8002520:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	int   offset = 1;  // Skip gap space
 8002524:	e88d 000c 	stmia.w	sp, {r2, r3}

	if (irparams.rawlen < MIN_RC5_SAMPLES + 2)  return false ;
 8002528:	4b26      	ldr	r3, [pc, #152]	; (80025c4 <decodeRC5+0xa8>)
{
 800252a:	4604      	mov	r4, r0
	if (irparams.rawlen < MIN_RC5_SAMPLES + 2)  return false ;
 800252c:	785a      	ldrb	r2, [r3, #1]
 800252e:	4698      	mov	r8, r3
 8002530:	2a0c      	cmp	r2, #12
 8002532:	d803      	bhi.n	800253c <decodeRC5+0x20>
 8002534:	2000      	movs	r0, #0
	// Success
	results->bits        = nbits;
	results->value       = data;
	results->decode_type = RC5;
	return true;
}
 8002536:	b002      	add	sp, #8
 8002538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (getRClevel(results, &offset, &used, RC5_T1) != MARK)   return false ;
 800253c:	f240 3379 	movw	r3, #889	; 0x379
 8002540:	466a      	mov	r2, sp
 8002542:	a901      	add	r1, sp, #4
 8002544:	f7ff ffa5 	bl	8002492 <getRClevel>
 8002548:	2800      	cmp	r0, #0
 800254a:	d1f3      	bne.n	8002534 <decodeRC5+0x18>
	if (getRClevel(results, &offset, &used, RC5_T1) != SPACE)  return false ;
 800254c:	f240 3379 	movw	r3, #889	; 0x379
 8002550:	466a      	mov	r2, sp
 8002552:	a901      	add	r1, sp, #4
 8002554:	4620      	mov	r0, r4
 8002556:	f7ff ff9c 	bl	8002492 <getRClevel>
 800255a:	2801      	cmp	r0, #1
 800255c:	d1ea      	bne.n	8002534 <decodeRC5+0x18>
	if (getRClevel(results, &offset, &used, RC5_T1) != MARK)   return false ;
 800255e:	f240 3379 	movw	r3, #889	; 0x379
 8002562:	466a      	mov	r2, sp
 8002564:	a901      	add	r1, sp, #4
 8002566:	4620      	mov	r0, r4
 8002568:	f7ff ff93 	bl	8002492 <getRClevel>
 800256c:	4606      	mov	r6, r0
 800256e:	2800      	cmp	r0, #0
 8002570:	d1e0      	bne.n	8002534 <decodeRC5+0x18>
 8002572:	4605      	mov	r5, r0
	for (nbits = 0;  offset < irparams.rawlen;  nbits++) {
 8002574:	f898 2001 	ldrb.w	r2, [r8, #1]
 8002578:	9b01      	ldr	r3, [sp, #4]
 800257a:	429a      	cmp	r2, r3
 800257c:	dc04      	bgt.n	8002588 <decodeRC5+0x6c>
	results->decode_type = RC5;
 800257e:	2001      	movs	r0, #1
	results->bits        = nbits;
 8002580:	8126      	strh	r6, [r4, #8]
	results->value       = data;
 8002582:	6065      	str	r5, [r4, #4]
	results->decode_type = RC5;
 8002584:	7020      	strb	r0, [r4, #0]
	return true;
 8002586:	e7d6      	b.n	8002536 <decodeRC5+0x1a>
		int  levelA = getRClevel(results, &offset, &used, RC5_T1);
 8002588:	f240 3379 	movw	r3, #889	; 0x379
 800258c:	466a      	mov	r2, sp
 800258e:	a901      	add	r1, sp, #4
 8002590:	4620      	mov	r0, r4
 8002592:	f7ff ff7e 	bl	8002492 <getRClevel>
 8002596:	4607      	mov	r7, r0
		int  levelB = getRClevel(results, &offset, &used, RC5_T1);
 8002598:	f240 3379 	movw	r3, #889	; 0x379
 800259c:	466a      	mov	r2, sp
 800259e:	a901      	add	r1, sp, #4
 80025a0:	4620      	mov	r0, r4
 80025a2:	f7ff ff76 	bl	8002492 <getRClevel>
		if      ((levelA == SPACE) && (levelB == MARK ))  data = (data << 1) | 1 ;
 80025a6:	2f01      	cmp	r7, #1
 80025a8:	d106      	bne.n	80025b8 <decodeRC5+0x9c>
 80025aa:	2800      	cmp	r0, #0
 80025ac:	d1c2      	bne.n	8002534 <decodeRC5+0x18>
 80025ae:	006d      	lsls	r5, r5, #1
 80025b0:	f045 0501 	orr.w	r5, r5, #1
	for (nbits = 0;  offset < irparams.rawlen;  nbits++) {
 80025b4:	3601      	adds	r6, #1
 80025b6:	e7dd      	b.n	8002574 <decodeRC5+0x58>
		else if ((levelA == MARK ) && (levelB == SPACE))  data = (data << 1) | 0 ;
 80025b8:	2f00      	cmp	r7, #0
 80025ba:	d1bb      	bne.n	8002534 <decodeRC5+0x18>
 80025bc:	2801      	cmp	r0, #1
 80025be:	d1b9      	bne.n	8002534 <decodeRC5+0x18>
 80025c0:	006d      	lsls	r5, r5, #1
 80025c2:	e7f7      	b.n	80025b4 <decodeRC5+0x98>
 80025c4:	2000009c 	.word	0x2000009c

080025c8 <decodeRC6>:
#if DECODE_RC6
uint8_t decodeRC6 (decode_results *results)
{
	int   nbits;
	long  data   = 0;
	int   used   = 0;
 80025c8:	2300      	movs	r3, #0
{
 80025ca:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	int   used   = 0;
 80025ce:	9300      	str	r3, [sp, #0]
	int   offset = 1;  // Skip first space

	if (results->rawlen < MIN_RC6_SAMPLES)  return false ;
 80025d0:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
{
 80025d4:	4604      	mov	r4, r0
	if (results->rawlen < MIN_RC6_SAMPLES)  return false ;
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	dc03      	bgt.n	80025e2 <decodeRC6+0x1a>
 80025da:	2000      	movs	r0, #0
	// Success
	results->bits        = nbits;
	results->value       = data;
	results->decode_type = RC6;
	return true;
}
 80025dc:	b002      	add	sp, #8
 80025de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!MATCH_MARK(results->rawbuf[offset++],  RC6_HDR_MARK))   return false ;
 80025e2:	2202      	movs	r2, #2
 80025e4:	68c3      	ldr	r3, [r0, #12]
 80025e6:	f640 216a 	movw	r1, #2666	; 0xa6a
 80025ea:	8858      	ldrh	r0, [r3, #2]
 80025ec:	9201      	str	r2, [sp, #4]
 80025ee:	b280      	uxth	r0, r0
 80025f0:	f7ff fb72 	bl	8001cd8 <MATCH_MARK>
 80025f4:	2800      	cmp	r0, #0
 80025f6:	d0f0      	beq.n	80025da <decodeRC6+0x12>
	if (!MATCH_SPACE(results->rawbuf[offset++], RC6_HDR_SPACE))  return false ;
 80025f8:	9b01      	ldr	r3, [sp, #4]
 80025fa:	68e2      	ldr	r2, [r4, #12]
 80025fc:	1c59      	adds	r1, r3, #1
 80025fe:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8002602:	9101      	str	r1, [sp, #4]
 8002604:	b280      	uxth	r0, r0
 8002606:	f240 3179 	movw	r1, #889	; 0x379
 800260a:	f7ff fb99 	bl	8001d40 <MATCH_SPACE>
 800260e:	2800      	cmp	r0, #0
 8002610:	d0e3      	beq.n	80025da <decodeRC6+0x12>
	if (getRClevel(results, &offset, &used, RC6_T1) != MARK)   return false ;
 8002612:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 8002616:	466a      	mov	r2, sp
 8002618:	a901      	add	r1, sp, #4
 800261a:	4620      	mov	r0, r4
 800261c:	f7ff ff39 	bl	8002492 <getRClevel>
 8002620:	4606      	mov	r6, r0
 8002622:	2800      	cmp	r0, #0
 8002624:	d1d9      	bne.n	80025da <decodeRC6+0x12>
	if (getRClevel(results, &offset, &used, RC6_T1) != SPACE)  return false ;
 8002626:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 800262a:	466a      	mov	r2, sp
 800262c:	a901      	add	r1, sp, #4
 800262e:	4620      	mov	r0, r4
 8002630:	f7ff ff2f 	bl	8002492 <getRClevel>
 8002634:	2801      	cmp	r0, #1
 8002636:	d1d0      	bne.n	80025da <decodeRC6+0x12>
 8002638:	4635      	mov	r5, r6
	for (nbits = 0;  offset < results->rawlen;  nbits++) {
 800263a:	f9b4 2010 	ldrsh.w	r2, [r4, #16]
 800263e:	9b01      	ldr	r3, [sp, #4]
 8002640:	429a      	cmp	r2, r3
 8002642:	dc05      	bgt.n	8002650 <decodeRC6+0x88>
	results->decode_type = RC6;
 8002644:	2302      	movs	r3, #2
	results->bits        = nbits;
 8002646:	8126      	strh	r6, [r4, #8]
	results->value       = data;
 8002648:	6065      	str	r5, [r4, #4]
	results->decode_type = RC6;
 800264a:	7023      	strb	r3, [r4, #0]
	return true;
 800264c:	2001      	movs	r0, #1
 800264e:	e7c5      	b.n	80025dc <decodeRC6+0x14>
		levelA = getRClevel(results, &offset, &used, RC6_T1);
 8002650:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 8002654:	466a      	mov	r2, sp
 8002656:	a901      	add	r1, sp, #4
 8002658:	4620      	mov	r0, r4
 800265a:	f7ff ff1a 	bl	8002492 <getRClevel>
		if (nbits == 3) {
 800265e:	2e03      	cmp	r6, #3
		levelA = getRClevel(results, &offset, &used, RC6_T1);
 8002660:	4680      	mov	r8, r0
		if (nbits == 3) {
 8002662:	d01c      	beq.n	800269e <decodeRC6+0xd6>
		levelB = getRClevel(results, &offset, &used, RC6_T1);
 8002664:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 8002668:	466a      	mov	r2, sp
 800266a:	a901      	add	r1, sp, #4
 800266c:	4620      	mov	r0, r4
 800266e:	f7ff ff10 	bl	8002492 <getRClevel>
		if (nbits == 3) {
 8002672:	2e03      	cmp	r6, #3
		levelB = getRClevel(results, &offset, &used, RC6_T1);
 8002674:	4607      	mov	r7, r0
		if (nbits == 3) {
 8002676:	d108      	bne.n	800268a <decodeRC6+0xc2>
			if (levelB != getRClevel(results, &offset, &used, RC6_T1)) return false;
 8002678:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 800267c:	466a      	mov	r2, sp
 800267e:	a901      	add	r1, sp, #4
 8002680:	4620      	mov	r0, r4
 8002682:	f7ff ff06 	bl	8002492 <getRClevel>
 8002686:	4287      	cmp	r7, r0
 8002688:	d1a7      	bne.n	80025da <decodeRC6+0x12>
		if      ((levelA == MARK ) && (levelB == SPACE))  data = (data << 1) | 1 ;  // inverted compared to RC5
 800268a:	f1b8 0f00 	cmp.w	r8, #0
 800268e:	d010      	beq.n	80026b2 <decodeRC6+0xea>
		else if ((levelA == SPACE) && (levelB == MARK ))  data = (data << 1) | 0 ;  // ...
 8002690:	f1b8 0f01 	cmp.w	r8, #1
 8002694:	d1a1      	bne.n	80025da <decodeRC6+0x12>
 8002696:	2f00      	cmp	r7, #0
 8002698:	d19f      	bne.n	80025da <decodeRC6+0x12>
 800269a:	006d      	lsls	r5, r5, #1
 800269c:	e00e      	b.n	80026bc <decodeRC6+0xf4>
			if (levelA != getRClevel(results, &offset, &used, RC6_T1)) return false;
 800269e:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 80026a2:	466a      	mov	r2, sp
 80026a4:	a901      	add	r1, sp, #4
 80026a6:	4620      	mov	r0, r4
 80026a8:	f7ff fef3 	bl	8002492 <getRClevel>
 80026ac:	4580      	cmp	r8, r0
 80026ae:	d0d9      	beq.n	8002664 <decodeRC6+0x9c>
 80026b0:	e793      	b.n	80025da <decodeRC6+0x12>
		if      ((levelA == MARK ) && (levelB == SPACE))  data = (data << 1) | 1 ;  // inverted compared to RC5
 80026b2:	2f01      	cmp	r7, #1
 80026b4:	d191      	bne.n	80025da <decodeRC6+0x12>
 80026b6:	006d      	lsls	r5, r5, #1
 80026b8:	f045 0501 	orr.w	r5, r5, #1
	for (nbits = 0;  offset < results->rawlen;  nbits++) {
 80026bc:	3601      	adds	r6, #1
 80026be:	e7bc      	b.n	800263a <decodeRC6+0x72>

080026c0 <decodeSAMSUNG>:
//+=============================================================================
// SAMSUNGs have a repeat only 4 items long
//
#if DECODE_SAMSUNG
uint8_t decodeSAMSUNG (decode_results *results)
{
 80026c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	long  data   = 0;
	int   offset = 1;  // Skip first space

	// Initial mark
	if (!MATCH_MARK(results->rawbuf[offset], SAMSUNG_HDR_MARK))   return false ;
 80026c2:	68c3      	ldr	r3, [r0, #12]
{
 80026c4:	4604      	mov	r4, r0
	if (!MATCH_MARK(results->rawbuf[offset], SAMSUNG_HDR_MARK))   return false ;
 80026c6:	8858      	ldrh	r0, [r3, #2]
 80026c8:	f241 1194 	movw	r1, #4500	; 0x1194
 80026cc:	b280      	uxth	r0, r0
 80026ce:	f7ff fb03 	bl	8001cd8 <MATCH_MARK>
 80026d2:	b908      	cbnz	r0, 80026d8 <decodeSAMSUNG+0x18>
 80026d4:	2000      	movs	r0, #0
 80026d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	offset++;

	// Check for repeat
	if (    (irparams.rawlen == 4)
 80026d8:	4d28      	ldr	r5, [pc, #160]	; (800277c <decodeSAMSUNG+0xbc>)
 80026da:	786a      	ldrb	r2, [r5, #1]
 80026dc:	2a04      	cmp	r2, #4
 80026de:	d118      	bne.n	8002712 <decodeSAMSUNG+0x52>
	     && MATCH_SPACE(results->rawbuf[offset], SAMSUNG_RPT_SPACE)
 80026e0:	68e3      	ldr	r3, [r4, #12]
 80026e2:	f640 01ca 	movw	r1, #2250	; 0x8ca
 80026e6:	8898      	ldrh	r0, [r3, #4]
 80026e8:	b280      	uxth	r0, r0
 80026ea:	f7ff fb29 	bl	8001d40 <MATCH_SPACE>
 80026ee:	b180      	cbz	r0, 8002712 <decodeSAMSUNG+0x52>
	     && MATCH_MARK(results->rawbuf[offset+1], SAMSUNG_BIT_MARK)
 80026f0:	68e3      	ldr	r3, [r4, #12]
 80026f2:	f44f 710c 	mov.w	r1, #560	; 0x230
 80026f6:	88d8      	ldrh	r0, [r3, #6]
 80026f8:	b280      	uxth	r0, r0
 80026fa:	f7ff faed 	bl	8001cd8 <MATCH_MARK>
 80026fe:	b140      	cbz	r0, 8002712 <decodeSAMSUNG+0x52>
	   ) {
		results->bits        = 0;
 8002700:	2300      	movs	r3, #0
 8002702:	8123      	strh	r3, [r4, #8]
		results->value       = REPEAT;
 8002704:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002708:	6063      	str	r3, [r4, #4]
	}

	// Success
	results->bits        = SAMSUNG_BITS;
	results->value       = data;
	results->decode_type = SAMSUNG;
 800270a:	2307      	movs	r3, #7
	return true;
 800270c:	2001      	movs	r0, #1
	results->decode_type = SAMSUNG;
 800270e:	7023      	strb	r3, [r4, #0]
}
 8002710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (irparams.rawlen < (2 * SAMSUNG_BITS) + 4)  return false ;
 8002712:	786b      	ldrb	r3, [r5, #1]
 8002714:	2b43      	cmp	r3, #67	; 0x43
 8002716:	d9dd      	bls.n	80026d4 <decodeSAMSUNG+0x14>
	if (!MATCH_SPACE(results->rawbuf[offset++], SAMSUNG_HDR_SPACE))  return false ;
 8002718:	68e3      	ldr	r3, [r4, #12]
 800271a:	f241 1194 	movw	r1, #4500	; 0x1194
 800271e:	8898      	ldrh	r0, [r3, #4]
 8002720:	b280      	uxth	r0, r0
 8002722:	f7ff fb0d 	bl	8001d40 <MATCH_SPACE>
 8002726:	2800      	cmp	r0, #0
 8002728:	d0d4      	beq.n	80026d4 <decodeSAMSUNG+0x14>
 800272a:	2706      	movs	r7, #6
 800272c:	2500      	movs	r5, #0
		if (!MATCH_MARK(results->rawbuf[offset++], SAMSUNG_BIT_MARK))  return false ;
 800272e:	68e3      	ldr	r3, [r4, #12]
 8002730:	f44f 710c 	mov.w	r1, #560	; 0x230
 8002734:	5bd8      	ldrh	r0, [r3, r7]
 8002736:	b280      	uxth	r0, r0
 8002738:	f7ff face 	bl	8001cd8 <MATCH_MARK>
 800273c:	2800      	cmp	r0, #0
 800273e:	d0c9      	beq.n	80026d4 <decodeSAMSUNG+0x14>
		if      (MATCH_SPACE(results->rawbuf[offset], SAMSUNG_ONE_SPACE))   data = (data << 1) | 1 ;
 8002740:	68e3      	ldr	r3, [r4, #12]
 8002742:	1cbe      	adds	r6, r7, #2
 8002744:	5b98      	ldrh	r0, [r3, r6]
 8002746:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 800274a:	b280      	uxth	r0, r0
 800274c:	f7ff faf8 	bl	8001d40 <MATCH_SPACE>
 8002750:	b148      	cbz	r0, 8002766 <decodeSAMSUNG+0xa6>
 8002752:	006d      	lsls	r5, r5, #1
 8002754:	f045 0501 	orr.w	r5, r5, #1
 8002758:	3704      	adds	r7, #4
	for (int i = 0;  i < SAMSUNG_BITS;   i++) {
 800275a:	2f86      	cmp	r7, #134	; 0x86
 800275c:	d1e7      	bne.n	800272e <decodeSAMSUNG+0x6e>
	results->bits        = SAMSUNG_BITS;
 800275e:	2320      	movs	r3, #32
	results->value       = data;
 8002760:	6065      	str	r5, [r4, #4]
	results->bits        = SAMSUNG_BITS;
 8002762:	8123      	strh	r3, [r4, #8]
 8002764:	e7d1      	b.n	800270a <decodeSAMSUNG+0x4a>
		else if (MATCH_SPACE(results->rawbuf[offset], SAMSUNG_ZERO_SPACE))  data = (data << 1) | 0 ;
 8002766:	68e3      	ldr	r3, [r4, #12]
 8002768:	f44f 710c 	mov.w	r1, #560	; 0x230
 800276c:	5b98      	ldrh	r0, [r3, r6]
 800276e:	b280      	uxth	r0, r0
 8002770:	f7ff fae6 	bl	8001d40 <MATCH_SPACE>
 8002774:	2800      	cmp	r0, #0
 8002776:	d0ad      	beq.n	80026d4 <decodeSAMSUNG+0x14>
 8002778:	006d      	lsls	r5, r5, #1
 800277a:	e7ed      	b.n	8002758 <decodeSAMSUNG+0x98>
 800277c:	2000009c 	.word	0x2000009c

08002780 <decodeSanyo>:
#define SANYO_RPT_LENGTH          45000

//+=============================================================================
#if DECODE_SANYO
uint8_t decodeSanyo (decode_results *results)
{
 8002780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	long  data   = 0;
	int   offset = 0;  // Skip first space  <-- CHECK THIS!

	if (irparams.rawlen < (2 * SANYO_BITS) + 2)  return false ;
 8002784:	4b32      	ldr	r3, [pc, #200]	; (8002850 <decodeSanyo+0xd0>)
{
 8002786:	4604      	mov	r4, r0
	if (irparams.rawlen < (2 * SANYO_BITS) + 2)  return false ;
 8002788:	785a      	ldrb	r2, [r3, #1]
 800278a:	4698      	mov	r8, r3
 800278c:	2a19      	cmp	r2, #25
 800278e:	d802      	bhi.n	8002796 <decodeSanyo+0x16>
 8002790:	2000      	movs	r0, #0
 8002792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	Serial.println( "test against:");
	Serial.println(results->rawbuf[offset]);
#endif

	// Initial space
	if (results->rawbuf[offset] < SANYO_DOUBLE_SPACE_USECS) {
 8002796:	68c2      	ldr	r2, [r0, #12]
 8002798:	8813      	ldrh	r3, [r2, #0]
 800279a:	b29b      	uxth	r3, r3
 800279c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80027a0:	d209      	bcs.n	80027b6 <decodeSanyo+0x36>
		//Serial.print("IR Gap found: ");
		results->bits        = 0;
 80027a2:	2300      	movs	r3, #0
 80027a4:	8103      	strh	r3, [r0, #8]
		results->value       = REPEAT;
 80027a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027aa:	6043      	str	r3, [r0, #4]
		results->bits = 0;
		return false;
	}

	results->value       = data;
	results->decode_type = SANYO;
 80027ac:	230b      	movs	r3, #11
	return true;
 80027ae:	2001      	movs	r0, #1
	results->decode_type = SANYO;
 80027b0:	7023      	strb	r3, [r4, #0]
}
 80027b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (!MATCH_MARK(results->rawbuf[offset++], SANYO_HDR_MARK))  return false ;
 80027b6:	8850      	ldrh	r0, [r2, #2]
 80027b8:	f640 51ac 	movw	r1, #3500	; 0xdac
 80027bc:	b280      	uxth	r0, r0
 80027be:	f7ff fa8b 	bl	8001cd8 <MATCH_MARK>
 80027c2:	2800      	cmp	r0, #0
 80027c4:	d0e4      	beq.n	8002790 <decodeSanyo+0x10>
	if (!MATCH_MARK(results->rawbuf[offset++], SANYO_HDR_MARK))  return false ;
 80027c6:	68e3      	ldr	r3, [r4, #12]
 80027c8:	f640 51ac 	movw	r1, #3500	; 0xdac
 80027cc:	8898      	ldrh	r0, [r3, #4]
 80027ce:	b280      	uxth	r0, r0
 80027d0:	f7ff fa82 	bl	8001cd8 <MATCH_MARK>
 80027d4:	2800      	cmp	r0, #0
 80027d6:	d0db      	beq.n	8002790 <decodeSanyo+0x10>
 80027d8:	2703      	movs	r7, #3
 80027da:	2600      	movs	r6, #0
	while (offset + 1 < irparams.rawlen) {
 80027dc:	f898 3001 	ldrb.w	r3, [r8, #1]
 80027e0:	1c7d      	adds	r5, r7, #1
 80027e2:	42ab      	cmp	r3, r5
 80027e4:	dc0a      	bgt.n	80027fc <decodeSanyo+0x7c>
 80027e6:	463d      	mov	r5, r7
	results->bits = (offset - 1) / 2;
 80027e8:	3d01      	subs	r5, #1
 80027ea:	f345 054f 	sbfx	r5, r5, #1, #16
	if (results->bits < 12) {
 80027ee:	2d0b      	cmp	r5, #11
	results->bits = (offset - 1) / 2;
 80027f0:	8125      	strh	r5, [r4, #8]
	if (results->bits < 12) {
 80027f2:	dc2b      	bgt.n	800284c <decodeSanyo+0xcc>
		results->bits = 0;
 80027f4:	2000      	movs	r0, #0
 80027f6:	8120      	strh	r0, [r4, #8]
		return false;
 80027f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!MATCH_SPACE(results->rawbuf[offset++], SANYO_HDR_SPACE))  break ;
 80027fc:	68e3      	ldr	r3, [r4, #12]
 80027fe:	f240 31b6 	movw	r1, #950	; 0x3b6
 8002802:	f833 0017 	ldrh.w	r0, [r3, r7, lsl #1]
 8002806:	ea4f 0947 	mov.w	r9, r7, lsl #1
 800280a:	b280      	uxth	r0, r0
 800280c:	f7ff fa98 	bl	8001d40 <MATCH_SPACE>
 8002810:	2800      	cmp	r0, #0
 8002812:	d0e9      	beq.n	80027e8 <decodeSanyo+0x68>
		if      (MATCH_MARK(results->rawbuf[offset], SANYO_ONE_MARK))   data = (data << 1) | 1 ;
 8002814:	68e3      	ldr	r3, [r4, #12]
 8002816:	f109 0902 	add.w	r9, r9, #2
 800281a:	f833 0009 	ldrh.w	r0, [r3, r9]
 800281e:	f44f 6116 	mov.w	r1, #2400	; 0x960
 8002822:	b280      	uxth	r0, r0
 8002824:	f7ff fa58 	bl	8001cd8 <MATCH_MARK>
 8002828:	b120      	cbz	r0, 8002834 <decodeSanyo+0xb4>
 800282a:	0076      	lsls	r6, r6, #1
 800282c:	f046 0601 	orr.w	r6, r6, #1
		offset++;
 8002830:	3702      	adds	r7, #2
 8002832:	e7d3      	b.n	80027dc <decodeSanyo+0x5c>
		else if (MATCH_MARK(results->rawbuf[offset], SANYO_ZERO_MARK))  data = (data << 1) | 0 ;
 8002834:	68e3      	ldr	r3, [r4, #12]
 8002836:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 800283a:	f833 0009 	ldrh.w	r0, [r3, r9]
 800283e:	b280      	uxth	r0, r0
 8002840:	f7ff fa4a 	bl	8001cd8 <MATCH_MARK>
 8002844:	2800      	cmp	r0, #0
 8002846:	d0a3      	beq.n	8002790 <decodeSanyo+0x10>
 8002848:	0076      	lsls	r6, r6, #1
 800284a:	e7f1      	b.n	8002830 <decodeSanyo+0xb0>
	results->value       = data;
 800284c:	6066      	str	r6, [r4, #4]
 800284e:	e7ad      	b.n	80027ac <decodeSanyo+0x2c>
 8002850:	2000009c 	.word	0x2000009c

08002854 <decodeSony>:
#endif

//+=============================================================================
#if DECODE_SONY
uint8_t decodeSony (decode_results *results)
{
 8002854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	long  data   = 0;
	int   offset = 0;  // Dont skip first space, check its size

	if (irparams.rawlen < (2 * SONY_BITS) + 2)  return false ;
 8002858:	4b2e      	ldr	r3, [pc, #184]	; (8002914 <decodeSony+0xc0>)
{
 800285a:	4604      	mov	r4, r0
	if (irparams.rawlen < (2 * SONY_BITS) + 2)  return false ;
 800285c:	785a      	ldrb	r2, [r3, #1]
 800285e:	4698      	mov	r8, r3
 8002860:	2a19      	cmp	r2, #25
 8002862:	d802      	bhi.n	800286a <decodeSony+0x16>
 8002864:	2000      	movs	r0, #0
 8002866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	// Some Sony's deliver repeats fast after first
	// unfortunately can't spot difference from of repeat from two fast clicks
	if (results->rawbuf[offset] < SONY_DOUBLE_SPACE_USECS) {
 800286a:	68c2      	ldr	r2, [r0, #12]
 800286c:	8813      	ldrh	r3, [r2, #0]
 800286e:	b29b      	uxth	r3, r3
 8002870:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002874:	d209      	bcs.n	800288a <decodeSony+0x36>
		// Serial.print("IR Gap found: ");
		results->bits = 0;
 8002876:	2300      	movs	r3, #0
 8002878:	8103      	strh	r3, [r0, #8]
		results->value = REPEAT;
 800287a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800287e:	6043      	str	r3, [r0, #4]

#	ifdef DECODE_SANYO
		results->decode_type = SANYO;
 8002880:	230b      	movs	r3, #11
	if (results->bits < 12) {
		results->bits = 0;
		return false;
	}
	results->value       = data;
	results->decode_type = SONY;
 8002882:	7023      	strb	r3, [r4, #0]
	return true;
 8002884:	2001      	movs	r0, #1
}
 8002886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (!MATCH_MARK(results->rawbuf[offset++], SONY_HDR_MARK))  return false ;
 800288a:	8850      	ldrh	r0, [r2, #2]
 800288c:	f44f 6116 	mov.w	r1, #2400	; 0x960
 8002890:	b280      	uxth	r0, r0
 8002892:	f7ff fa21 	bl	8001cd8 <MATCH_MARK>
 8002896:	2800      	cmp	r0, #0
 8002898:	d0e4      	beq.n	8002864 <decodeSony+0x10>
 800289a:	2702      	movs	r7, #2
 800289c:	2600      	movs	r6, #0
	while (offset + 1 < irparams.rawlen) {
 800289e:	f898 3001 	ldrb.w	r3, [r8, #1]
 80028a2:	1c7d      	adds	r5, r7, #1
 80028a4:	42ab      	cmp	r3, r5
 80028a6:	dc0a      	bgt.n	80028be <decodeSony+0x6a>
 80028a8:	463d      	mov	r5, r7
	results->bits = (offset - 1) / 2;
 80028aa:	3d01      	subs	r5, #1
 80028ac:	f345 054f 	sbfx	r5, r5, #1, #16
	if (results->bits < 12) {
 80028b0:	2d0b      	cmp	r5, #11
	results->bits = (offset - 1) / 2;
 80028b2:	8125      	strh	r5, [r4, #8]
	if (results->bits < 12) {
 80028b4:	dc2b      	bgt.n	800290e <decodeSony+0xba>
		results->bits = 0;
 80028b6:	2000      	movs	r0, #0
 80028b8:	8120      	strh	r0, [r4, #8]
		return false;
 80028ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!MATCH_SPACE(results->rawbuf[offset++], SONY_HDR_SPACE))  break ;
 80028be:	68e3      	ldr	r3, [r4, #12]
 80028c0:	f44f 7116 	mov.w	r1, #600	; 0x258
 80028c4:	f833 0017 	ldrh.w	r0, [r3, r7, lsl #1]
 80028c8:	ea4f 0947 	mov.w	r9, r7, lsl #1
 80028cc:	b280      	uxth	r0, r0
 80028ce:	f7ff fa37 	bl	8001d40 <MATCH_SPACE>
 80028d2:	2800      	cmp	r0, #0
 80028d4:	d0e9      	beq.n	80028aa <decodeSony+0x56>
		if      (MATCH_MARK(results->rawbuf[offset], SONY_ONE_MARK))   data = (data << 1) | 1 ;
 80028d6:	68e3      	ldr	r3, [r4, #12]
 80028d8:	f109 0902 	add.w	r9, r9, #2
 80028dc:	f833 0009 	ldrh.w	r0, [r3, r9]
 80028e0:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 80028e4:	b280      	uxth	r0, r0
 80028e6:	f7ff f9f7 	bl	8001cd8 <MATCH_MARK>
 80028ea:	b120      	cbz	r0, 80028f6 <decodeSony+0xa2>
 80028ec:	0076      	lsls	r6, r6, #1
 80028ee:	f046 0601 	orr.w	r6, r6, #1
		offset++;
 80028f2:	3702      	adds	r7, #2
 80028f4:	e7d3      	b.n	800289e <decodeSony+0x4a>
		else if (MATCH_MARK(results->rawbuf[offset], SONY_ZERO_MARK))  data = (data << 1) | 0 ;
 80028f6:	68e3      	ldr	r3, [r4, #12]
 80028f8:	f44f 7116 	mov.w	r1, #600	; 0x258
 80028fc:	f833 0009 	ldrh.w	r0, [r3, r9]
 8002900:	b280      	uxth	r0, r0
 8002902:	f7ff f9e9 	bl	8001cd8 <MATCH_MARK>
 8002906:	2800      	cmp	r0, #0
 8002908:	d0ac      	beq.n	8002864 <decodeSony+0x10>
 800290a:	0076      	lsls	r6, r6, #1
 800290c:	e7f1      	b.n	80028f2 <decodeSony+0x9e>
	results->value       = data;
 800290e:	6066      	str	r6, [r4, #4]
	results->decode_type = SONY;
 8002910:	2304      	movs	r3, #4
 8002912:	e7b6      	b.n	8002882 <decodeSony+0x2e>
 8002914:	2000009c 	.word	0x2000009c

08002918 <decodeWhynter>:
#endif

//+=============================================================================
#if DECODE_WHYNTER
uint8_t decodeWhynter (decode_results *results)
{
 8002918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	long  data   = 0;
	int   offset = 1;  // skip initial space

	// Check we have the right amount of data
	if (irparams.rawlen < (2 * WHYNTER_BITS) + 6)  return false ;
 800291a:	4b31      	ldr	r3, [pc, #196]	; (80029e0 <decodeWhynter+0xc8>)
{
 800291c:	4604      	mov	r4, r0
	if (irparams.rawlen < (2 * WHYNTER_BITS) + 6)  return false ;
 800291e:	785b      	ldrb	r3, [r3, #1]
 8002920:	2b45      	cmp	r3, #69	; 0x45
 8002922:	d801      	bhi.n	8002928 <decodeWhynter+0x10>
 8002924:	2000      	movs	r0, #0
 8002926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	// Sequence begins with a bit mark and a zero space
	if (!MATCH_MARK (results->rawbuf[offset++], WHYNTER_BIT_MARK  ))  return false ;
 8002928:	68c3      	ldr	r3, [r0, #12]
 800292a:	f240 21ee 	movw	r1, #750	; 0x2ee
 800292e:	8858      	ldrh	r0, [r3, #2]
 8002930:	b280      	uxth	r0, r0
 8002932:	f7ff f9d1 	bl	8001cd8 <MATCH_MARK>
 8002936:	2800      	cmp	r0, #0
 8002938:	d0f4      	beq.n	8002924 <decodeWhynter+0xc>
	if (!MATCH_SPACE(results->rawbuf[offset++], WHYNTER_ZERO_SPACE))  return false ;
 800293a:	68e3      	ldr	r3, [r4, #12]
 800293c:	f240 21ee 	movw	r1, #750	; 0x2ee
 8002940:	8898      	ldrh	r0, [r3, #4]
 8002942:	b280      	uxth	r0, r0
 8002944:	f7ff f9fc 	bl	8001d40 <MATCH_SPACE>
 8002948:	2800      	cmp	r0, #0
 800294a:	d0eb      	beq.n	8002924 <decodeWhynter+0xc>

	// header mark and space
	if (!MATCH_MARK (results->rawbuf[offset++], WHYNTER_HDR_MARK ))  return false ;
 800294c:	68e3      	ldr	r3, [r4, #12]
 800294e:	f640 3122 	movw	r1, #2850	; 0xb22
 8002952:	88d8      	ldrh	r0, [r3, #6]
 8002954:	b280      	uxth	r0, r0
 8002956:	f7ff f9bf 	bl	8001cd8 <MATCH_MARK>
 800295a:	2800      	cmp	r0, #0
 800295c:	d0e2      	beq.n	8002924 <decodeWhynter+0xc>
	if (!MATCH_SPACE(results->rawbuf[offset++], WHYNTER_HDR_SPACE))  return false ;
 800295e:	68e3      	ldr	r3, [r4, #12]
 8002960:	f640 3122 	movw	r1, #2850	; 0xb22
 8002964:	8918      	ldrh	r0, [r3, #8]
 8002966:	b280      	uxth	r0, r0
 8002968:	f7ff f9ea 	bl	8001d40 <MATCH_SPACE>
 800296c:	2800      	cmp	r0, #0
 800296e:	d0d9      	beq.n	8002924 <decodeWhynter+0xc>
 8002970:	2605      	movs	r6, #5
 8002972:	2500      	movs	r5, #0

	// data bits
	for (int i = 0;  i < WHYNTER_BITS;  i++) {
		if (!MATCH_MARK(results->rawbuf[offset++], WHYNTER_BIT_MARK))  return false ;
 8002974:	68e3      	ldr	r3, [r4, #12]
 8002976:	f240 21ee 	movw	r1, #750	; 0x2ee
 800297a:	f833 0016 	ldrh.w	r0, [r3, r6, lsl #1]
 800297e:	0077      	lsls	r7, r6, #1
 8002980:	b280      	uxth	r0, r0
 8002982:	f7ff f9a9 	bl	8001cd8 <MATCH_MARK>
 8002986:	2800      	cmp	r0, #0
 8002988:	d0cc      	beq.n	8002924 <decodeWhynter+0xc>

		if      (MATCH_SPACE(results->rawbuf[offset], WHYNTER_ONE_SPACE ))  data = (data << 1) | 1 ;
 800298a:	68e3      	ldr	r3, [r4, #12]
 800298c:	3702      	adds	r7, #2
 800298e:	5bd8      	ldrh	r0, [r3, r7]
 8002990:	f640 0166 	movw	r1, #2150	; 0x866
 8002994:	b280      	uxth	r0, r0
 8002996:	f7ff f9d3 	bl	8001d40 <MATCH_SPACE>
 800299a:	b1b0      	cbz	r0, 80029ca <decodeWhynter+0xb2>
 800299c:	006d      	lsls	r5, r5, #1
 800299e:	f045 0501 	orr.w	r5, r5, #1
		else if (MATCH_SPACE(results->rawbuf[offset], WHYNTER_ZERO_SPACE))  data = (data << 1) | 0 ;
		else                                                                return false ;
		offset++;
 80029a2:	3602      	adds	r6, #2
	for (int i = 0;  i < WHYNTER_BITS;  i++) {
 80029a4:	2e45      	cmp	r6, #69	; 0x45
 80029a6:	d1e5      	bne.n	8002974 <decodeWhynter+0x5c>
	}

	// trailing mark
	if (!MATCH_MARK(results->rawbuf[offset], WHYNTER_BIT_MARK))  return false ;
 80029a8:	68e3      	ldr	r3, [r4, #12]
 80029aa:	f240 21ee 	movw	r1, #750	; 0x2ee
 80029ae:	f8b3 008a 	ldrh.w	r0, [r3, #138]	; 0x8a
 80029b2:	b280      	uxth	r0, r0
 80029b4:	f7ff f990 	bl	8001cd8 <MATCH_MARK>
 80029b8:	2800      	cmp	r0, #0
 80029ba:	d0b3      	beq.n	8002924 <decodeWhynter+0xc>

	// Success
	results->bits = WHYNTER_BITS;
 80029bc:	2320      	movs	r3, #32
 80029be:	8123      	strh	r3, [r4, #8]
	results->value = data;
	results->decode_type = WHYNTER;
 80029c0:	2308      	movs	r3, #8
	results->value = data;
 80029c2:	6065      	str	r5, [r4, #4]
	results->decode_type = WHYNTER;
 80029c4:	7023      	strb	r3, [r4, #0]
	return true;
 80029c6:	2001      	movs	r0, #1
}
 80029c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if (MATCH_SPACE(results->rawbuf[offset], WHYNTER_ZERO_SPACE))  data = (data << 1) | 0 ;
 80029ca:	68e3      	ldr	r3, [r4, #12]
 80029cc:	f240 21ee 	movw	r1, #750	; 0x2ee
 80029d0:	5bd8      	ldrh	r0, [r3, r7]
 80029d2:	b280      	uxth	r0, r0
 80029d4:	f7ff f9b4 	bl	8001d40 <MATCH_SPACE>
 80029d8:	2800      	cmp	r0, #0
 80029da:	d0a3      	beq.n	8002924 <decodeWhynter+0xc>
 80029dc:	006d      	lsls	r5, r5, #1
 80029de:	e7e0      	b.n	80029a2 <decodeWhynter+0x8a>
 80029e0:	2000009c 	.word	0x2000009c

080029e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029e4:	b510      	push	{r4, lr}
 80029e6:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029e8:	2228      	movs	r2, #40	; 0x28
 80029ea:	2100      	movs	r1, #0
 80029ec:	a806      	add	r0, sp, #24
 80029ee:	f000 fa37 	bl	8002e60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029f2:	2100      	movs	r1, #0
 80029f4:	2214      	movs	r2, #20
 80029f6:	a801      	add	r0, sp, #4
 80029f8:	f000 fa32 	bl	8002e60 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a00:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a02:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a04:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a06:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002a08:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a0c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a0e:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a10:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002a12:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a14:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a16:	f7fe f9d3 	bl	8000dc0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a1a:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a20:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a22:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002a24:	4621      	mov	r1, r4
 8002a26:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a28:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a2a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a2c:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a2e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002a30:	f7fe fb8e 	bl	8001150 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002a34:	b010      	add	sp, #64	; 0x40
 8002a36:	bd10      	pop	{r4, pc}

08002a38 <main>:
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b0a4      	sub	sp, #144	; 0x90
  HAL_Init();
 8002a3c:	f7fe f82e 	bl	8000a9c <HAL_Init>
  SystemClock_Config();
 8002a40:	f7ff ffd0 	bl	80029e4 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a44:	2210      	movs	r2, #16
 8002a46:	2100      	movs	r1, #0
 8002a48:	a80c      	add	r0, sp, #48	; 0x30
 8002a4a:	f000 fa09 	bl	8002e60 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a4e:	4b50      	ldr	r3, [pc, #320]	; (8002b90 <main+0x158>)

  /*Configure GPIO pin : recive_IR_Pin */
  GPIO_InitStruct.Pin = recive_IR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(recive_IR_GPIO_Port, &GPIO_InitStruct);
 8002a50:	a90c      	add	r1, sp, #48	; 0x30
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a52:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(recive_IR_GPIO_Port, &GPIO_InitStruct);
 8002a54:	484f      	ldr	r0, [pc, #316]	; (8002b94 <main+0x15c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a56:	f042 0220 	orr.w	r2, r2, #32
 8002a5a:	619a      	str	r2, [r3, #24]
 8002a5c:	699a      	ldr	r2, [r3, #24]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a5e:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a60:	f002 0220 	and.w	r2, r2, #32
 8002a64:	9203      	str	r2, [sp, #12]
 8002a66:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a68:	699a      	ldr	r2, [r3, #24]
  huart1.Instance = USART1;
 8002a6a:	4e4b      	ldr	r6, [pc, #300]	; (8002b98 <main+0x160>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6c:	f042 0204 	orr.w	r2, r2, #4
 8002a70:	619a      	str	r2, [r3, #24]
 8002a72:	699a      	ldr	r2, [r3, #24]
  htim4.Instance = TIM4;
 8002a74:	4d49      	ldr	r5, [pc, #292]	; (8002b9c <main+0x164>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a76:	f002 0204 	and.w	r2, r2, #4
 8002a7a:	9204      	str	r2, [sp, #16]
 8002a7c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7e:	699a      	ldr	r2, [r3, #24]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a80:	2760      	movs	r7, #96	; 0x60
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a82:	f042 0208 	orr.w	r2, r2, #8
 8002a86:	619a      	str	r2, [r3, #24]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	9305      	str	r3, [sp, #20]
 8002a90:	9b05      	ldr	r3, [sp, #20]
  GPIO_InitStruct.Pin = recive_IR_Pin;
 8002a92:	2320      	movs	r3, #32
 8002a94:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(recive_IR_GPIO_Port, &GPIO_InitStruct);
 8002a96:	f7fe f8ad 	bl	8000bf4 <HAL_GPIO_Init>
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a9a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002a9e:	4a40      	ldr	r2, [pc, #256]	; (8002ba0 <main+0x168>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002aa0:	4630      	mov	r0, r6
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002aa2:	e886 001c 	stmia.w	r6, {r2, r3, r4}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002aa6:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002aa8:	60f4      	str	r4, [r6, #12]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002aaa:	6173      	str	r3, [r6, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002aac:	6134      	str	r4, [r6, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002aae:	61b4      	str	r4, [r6, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ab0:	61f4      	str	r4, [r6, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ab2:	f7fe ffff 	bl	8001ab4 <HAL_UART_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ab6:	4621      	mov	r1, r4
 8002ab8:	2210      	movs	r2, #16
 8002aba:	a808      	add	r0, sp, #32
 8002abc:	f000 f9d0 	bl	8002e60 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ac0:	221c      	movs	r2, #28
 8002ac2:	4621      	mov	r1, r4
 8002ac4:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ac6:	9406      	str	r4, [sp, #24]
 8002ac8:	9407      	str	r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002aca:	f000 f9c9 	bl	8002e60 <memset>
  htim4.Instance = TIM4;
 8002ace:	4b35      	ldr	r3, [pc, #212]	; (8002ba4 <main+0x16c>)
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002ad0:	4628      	mov	r0, r5
  htim4.Init.Prescaler = 0;
 8002ad2:	e885 0018 	stmia.w	r5, {r3, r4}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ad6:	60ac      	str	r4, [r5, #8]
  htim4.Init.Period = 0;
 8002ad8:	60ec      	str	r4, [r5, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ada:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002adc:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002ade:	f7fe fe3d 	bl	800175c <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ae2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002ae6:	a908      	add	r1, sp, #32
 8002ae8:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002aea:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002aec:	f7fe fc9f 	bl	800142e <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002af0:	4628      	mov	r0, r5
 8002af2:	f7fe fe4d 	bl	8001790 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002af6:	a906      	add	r1, sp, #24
 8002af8:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002afa:	9406      	str	r4, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002afc:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002afe:	f7fe feef 	bl	80018e0 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b02:	4622      	mov	r2, r4
 8002b04:	a90c      	add	r1, sp, #48	; 0x30
 8002b06:	4628      	mov	r0, r5
  sConfigOC.Pulse = 0;
 8002b08:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b0a:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b0c:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b0e:	970c      	str	r7, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b10:	f7fe fe84 	bl	800181c <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim4);
 8002b14:	4628      	mov	r0, r5
 8002b16:	f000 f88f 	bl	8002c38 <HAL_TIM_MspPostInit>
  char trans_str[96] = {0,};
 8002b1a:	463a      	mov	r2, r7
 8002b1c:	4621      	mov	r1, r4
 8002b1e:	a80c      	add	r0, sp, #48	; 0x30
 8002b20:	f000 f99e 	bl	8002e60 <memset>
  snprintf(trans_str, 64, "IR-rec-trans https://istarik.ru/blog/stm32/125.html\n");
 8002b24:	4920      	ldr	r1, [pc, #128]	; (8002ba8 <main+0x170>)
 8002b26:	a80c      	add	r0, sp, #48	; 0x30
 8002b28:	f000 f9d6 	bl	8002ed8 <strcpy>
  HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 100);
 8002b2c:	a80c      	add	r0, sp, #48	; 0x30
 8002b2e:	f7fd fb0f 	bl	8000150 <strlen>
 8002b32:	2364      	movs	r3, #100	; 0x64
 8002b34:	b282      	uxth	r2, r0
 8002b36:	a90c      	add	r1, sp, #48	; 0x30
 8002b38:	4630      	mov	r0, r6
 8002b3a:	f7fe ffe9 	bl	8001b10 <HAL_UART_Transmit>
  my_enableIRIn(); // 
 8002b3e:	f7ff f933 	bl	8001da8 <my_enableIRIn>
	if(my_decode(&results))
 8002b42:	4c1a      	ldr	r4, [pc, #104]	; (8002bac <main+0x174>)
		snprintf(trans_str, 96, "Cod: %p | Type: %s | Bits: %d\n", (void*)results.value, decode_str[results.decode_type + 1], results.bits);
 8002b44:	4e1a      	ldr	r6, [pc, #104]	; (8002bb0 <main+0x178>)
 8002b46:	4d1b      	ldr	r5, [pc, #108]	; (8002bb4 <main+0x17c>)
	if(my_decode(&results))
 8002b48:	4818      	ldr	r0, [pc, #96]	; (8002bac <main+0x174>)
 8002b4a:	f7ff f9cb 	bl	8001ee4 <my_decode>
 8002b4e:	2800      	cmp	r0, #0
 8002b50:	d0fa      	beq.n	8002b48 <main+0x110>
		snprintf(trans_str, 96, "Cod: %p | Type: %s | Bits: %d\n", (void*)results.value, decode_str[results.decode_type + 1], results.bits);
 8002b52:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
 8002b56:	462a      	mov	r2, r5
 8002b58:	9301      	str	r3, [sp, #4]
 8002b5a:	f994 3000 	ldrsb.w	r3, [r4]
 8002b5e:	2160      	movs	r1, #96	; 0x60
 8002b60:	3301      	adds	r3, #1
 8002b62:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8002b66:	a80c      	add	r0, sp, #48	; 0x30
 8002b68:	9300      	str	r3, [sp, #0]
 8002b6a:	6863      	ldr	r3, [r4, #4]
 8002b6c:	f000 f980 	bl	8002e70 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 100);
 8002b70:	a80c      	add	r0, sp, #48	; 0x30
 8002b72:	f7fd faed 	bl	8000150 <strlen>
 8002b76:	2364      	movs	r3, #100	; 0x64
 8002b78:	b282      	uxth	r2, r0
 8002b7a:	a90c      	add	r1, sp, #48	; 0x30
 8002b7c:	4806      	ldr	r0, [pc, #24]	; (8002b98 <main+0x160>)
 8002b7e:	f7fe ffc7 	bl	8001b10 <HAL_UART_Transmit>
		HAL_Delay(300); //   (  ""),      
 8002b82:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002b86:	f7fd ffad 	bl	8000ae4 <HAL_Delay>
		my_resume(); //   ( )
 8002b8a:	f7ff f945 	bl	8001e18 <my_resume>
 8002b8e:	e7db      	b.n	8002b48 <main+0x110>
 8002b90:	40021000 	.word	0x40021000
 8002b94:	40010c00 	.word	0x40010c00
 8002b98:	200002f8 	.word	0x200002f8
 8002b9c:	200002b8 	.word	0x200002b8
 8002ba0:	40013800 	.word	0x40013800
 8002ba4:	40000800 	.word	0x40000800
 8002ba8:	08003768 	.word	0x08003768
 8002bac:	200002a4 	.word	0x200002a4
 8002bb0:	08003720 	.word	0x08003720
 8002bb4:	0800379d 	.word	0x0800379d

08002bb8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002bb8:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <HAL_MspInit+0x3c>)
{
 8002bba:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002bbc:	699a      	ldr	r2, [r3, #24]
 8002bbe:	f042 0201 	orr.w	r2, r2, #1
 8002bc2:	619a      	str	r2, [r3, #24]
 8002bc4:	699a      	ldr	r2, [r3, #24]
 8002bc6:	f002 0201 	and.w	r2, r2, #1
 8002bca:	9200      	str	r2, [sp, #0]
 8002bcc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bce:	69da      	ldr	r2, [r3, #28]
 8002bd0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002bd4:	61da      	str	r2, [r3, #28]
 8002bd6:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002bd8:	4a07      	ldr	r2, [pc, #28]	; (8002bf8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bde:	9301      	str	r3, [sp, #4]
 8002be0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002be2:	6853      	ldr	r3, [r2, #4]
 8002be4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002be8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bee:	b002      	add	sp, #8
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	40010000 	.word	0x40010000

08002bfc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bfc:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM4)
 8002bfe:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <HAL_TIM_Base_MspInit+0x38>)
 8002c00:	6802      	ldr	r2, [r0, #0]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d112      	bne.n	8002c2c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c06:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002c0a:	69da      	ldr	r2, [r3, #28]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002c0c:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c0e:	f042 0204 	orr.w	r2, r2, #4
 8002c12:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002c14:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c16:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002c18:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	9301      	str	r3, [sp, #4]
 8002c20:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002c22:	f7fd ff83 	bl	8000b2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002c26:	201e      	movs	r0, #30
 8002c28:	f7fd ffb4 	bl	8000b94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002c2c:	b003      	add	sp, #12
 8002c2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c32:	bf00      	nop
 8002c34:	40000800 	.word	0x40000800

08002c38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c38:	b510      	push	{r4, lr}
 8002c3a:	4604      	mov	r4, r0
 8002c3c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c3e:	2210      	movs	r2, #16
 8002c40:	2100      	movs	r1, #0
 8002c42:	a802      	add	r0, sp, #8
 8002c44:	f000 f90c 	bl	8002e60 <memset>
  if(htim->Instance==TIM4)
 8002c48:	6822      	ldr	r2, [r4, #0]
 8002c4a:	4b0c      	ldr	r3, [pc, #48]	; (8002c7c <HAL_TIM_MspPostInit+0x44>)
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d113      	bne.n	8002c78 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c50:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002c54:	699a      	ldr	r2, [r3, #24]
    PB6     ------> TIM4_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c56:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c58:	f042 0208 	orr.w	r2, r2, #8
 8002c5c:	619a      	str	r2, [r3, #24]
 8002c5e:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c60:	4807      	ldr	r0, [pc, #28]	; (8002c80 <HAL_TIM_MspPostInit+0x48>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	9301      	str	r3, [sp, #4]
 8002c68:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c6a:	2340      	movs	r3, #64	; 0x40
 8002c6c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c72:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c74:	f7fd ffbe 	bl	8000bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002c78:	b006      	add	sp, #24
 8002c7a:	bd10      	pop	{r4, pc}
 8002c7c:	40000800 	.word	0x40000800
 8002c80:	40010c00 	.word	0x40010c00

08002c84 <HAL_TIM_Base_MspDeInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM4)
 8002c84:	6802      	ldr	r2, [r0, #0]
 8002c86:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <HAL_TIM_Base_MspDeInit+0x1c>)
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d107      	bne.n	8002c9c <HAL_TIM_Base_MspDeInit+0x18>
  {
  /* USER CODE BEGIN TIM4_MspDeInit 0 */

  /* USER CODE END TIM4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM4_CLK_DISABLE();
 8002c8c:	4a05      	ldr	r2, [pc, #20]	; (8002ca4 <HAL_TIM_Base_MspDeInit+0x20>)

    /* TIM4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8002c8e:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_DISABLE();
 8002c90:	69d3      	ldr	r3, [r2, #28]
 8002c92:	f023 0304 	bic.w	r3, r3, #4
 8002c96:	61d3      	str	r3, [r2, #28]
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8002c98:	f7fd bf88 	b.w	8000bac <HAL_NVIC_DisableIRQ>
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	40000800 	.word	0x40000800
 8002ca4:	40021000 	.word	0x40021000

08002ca8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ca8:	b510      	push	{r4, lr}
 8002caa:	4604      	mov	r4, r0
 8002cac:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cae:	2210      	movs	r2, #16
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	a802      	add	r0, sp, #8
 8002cb4:	f000 f8d4 	bl	8002e60 <memset>
  if(huart->Instance==USART1)
 8002cb8:	6822      	ldr	r2, [r4, #0]
 8002cba:	4b17      	ldr	r3, [pc, #92]	; (8002d18 <HAL_UART_MspInit+0x70>)
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d128      	bne.n	8002d12 <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cc0:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002cc4:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc6:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ccc:	619a      	str	r2, [r3, #24]
 8002cce:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd0:	4812      	ldr	r0, [pc, #72]	; (8002d1c <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cd2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002cd6:	9200      	str	r2, [sp, #0]
 8002cd8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cda:	699a      	ldr	r2, [r3, #24]
 8002cdc:	f042 0204 	orr.w	r2, r2, #4
 8002ce0:	619a      	str	r2, [r3, #24]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	9301      	str	r3, [sp, #4]
 8002cea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002cec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cf0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfa:	f7fd ff7b 	bl	8000bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002cfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d02:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d04:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d06:	a902      	add	r1, sp, #8
 8002d08:	4804      	ldr	r0, [pc, #16]	; (8002d1c <HAL_UART_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d0a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d0e:	f7fd ff71 	bl	8000bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d12:	b006      	add	sp, #24
 8002d14:	bd10      	pop	{r4, pc}
 8002d16:	bf00      	nop
 8002d18:	40013800 	.word	0x40013800
 8002d1c:	40010800 	.word	0x40010800

08002d20 <NMI_Handler>:
 8002d20:	4770      	bx	lr

08002d22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d22:	e7fe      	b.n	8002d22 <HardFault_Handler>

08002d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d24:	e7fe      	b.n	8002d24 <MemManage_Handler>

08002d26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d26:	e7fe      	b.n	8002d26 <BusFault_Handler>

08002d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d28:	e7fe      	b.n	8002d28 <UsageFault_Handler>

08002d2a <SVC_Handler>:
 8002d2a:	4770      	bx	lr

08002d2c <DebugMon_Handler>:
 8002d2c:	4770      	bx	lr

08002d2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d2e:	4770      	bx	lr

08002d30 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d30:	f7fd bec6 	b.w	8000ac0 <HAL_IncTick>

08002d34 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d34:	4801      	ldr	r0, [pc, #4]	; (8002d3c <TIM4_IRQHandler+0x8>)
 8002d36:	f7fe bc37 	b.w	80015a8 <HAL_TIM_IRQHandler>
 8002d3a:	bf00      	nop
 8002d3c:	200002b8 	.word	0x200002b8

08002d40 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8002d40:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <_sbrk+0x2c>)
{
 8002d44:	4602      	mov	r2, r0
	if (heap_end == 0)
 8002d46:	6819      	ldr	r1, [r3, #0]
 8002d48:	b909      	cbnz	r1, 8002d4e <_sbrk+0xe>
		heap_end = &end;
 8002d4a:	4909      	ldr	r1, [pc, #36]	; (8002d70 <_sbrk+0x30>)
 8002d4c:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8002d4e:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8002d50:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8002d52:	4402      	add	r2, r0
 8002d54:	428a      	cmp	r2, r1
 8002d56:	d906      	bls.n	8002d66 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002d58:	f000 f858 	bl	8002e0c <__errno>
 8002d5c:	230c      	movs	r3, #12
 8002d5e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002d60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d64:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8002d66:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8002d68:	bd08      	pop	{r3, pc}
 8002d6a:	bf00      	nop
 8002d6c:	2000008c 	.word	0x2000008c
 8002d70:	2000033c 	.word	0x2000033c

08002d74 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002d74:	4b0f      	ldr	r3, [pc, #60]	; (8002db4 <SystemInit+0x40>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	f042 0201 	orr.w	r2, r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002d7e:	6859      	ldr	r1, [r3, #4]
 8002d80:	4a0d      	ldr	r2, [pc, #52]	; (8002db8 <SystemInit+0x44>)
 8002d82:	400a      	ands	r2, r1
 8002d84:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002d8c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d90:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d98:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002da0:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002da2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002da6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002da8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002dac:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <SystemInit+0x48>)
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	40021000 	.word	0x40021000
 8002db8:	f8ff0000 	.word	0xf8ff0000
 8002dbc:	e000ed00 	.word	0xe000ed00

08002dc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002dc0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002dc2:	e003      	b.n	8002dcc <LoopCopyDataInit>

08002dc4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002dc4:	4b0b      	ldr	r3, [pc, #44]	; (8002df4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002dc6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002dc8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002dca:	3104      	adds	r1, #4

08002dcc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002dcc:	480a      	ldr	r0, [pc, #40]	; (8002df8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002dce:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002dd0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002dd2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002dd4:	d3f6      	bcc.n	8002dc4 <CopyDataInit>
  ldr r2, =_sbss
 8002dd6:	4a0a      	ldr	r2, [pc, #40]	; (8002e00 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002dd8:	e002      	b.n	8002de0 <LoopFillZerobss>

08002dda <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002dda:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002ddc:	f842 3b04 	str.w	r3, [r2], #4

08002de0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002de2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002de4:	d3f9      	bcc.n	8002dda <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002de6:	f7ff ffc5 	bl	8002d74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002dea:	f000 f815 	bl	8002e18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002dee:	f7ff fe23 	bl	8002a38 <main>
  bx lr
 8002df2:	4770      	bx	lr
  ldr r3, =_sidata
 8002df4:	08003888 	.word	0x08003888
  ldr r0, =_sdata
 8002df8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002dfc:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002e00:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002e04:	2000033c 	.word	0x2000033c

08002e08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e08:	e7fe      	b.n	8002e08 <ADC1_2_IRQHandler>
	...

08002e0c <__errno>:
 8002e0c:	4b01      	ldr	r3, [pc, #4]	; (8002e14 <__errno+0x8>)
 8002e0e:	6818      	ldr	r0, [r3, #0]
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	2000000c 	.word	0x2000000c

08002e18 <__libc_init_array>:
 8002e18:	b570      	push	{r4, r5, r6, lr}
 8002e1a:	2500      	movs	r5, #0
 8002e1c:	4e0c      	ldr	r6, [pc, #48]	; (8002e50 <__libc_init_array+0x38>)
 8002e1e:	4c0d      	ldr	r4, [pc, #52]	; (8002e54 <__libc_init_array+0x3c>)
 8002e20:	1ba4      	subs	r4, r4, r6
 8002e22:	10a4      	asrs	r4, r4, #2
 8002e24:	42a5      	cmp	r5, r4
 8002e26:	d109      	bne.n	8002e3c <__libc_init_array+0x24>
 8002e28:	f000 fc66 	bl	80036f8 <_init>
 8002e2c:	2500      	movs	r5, #0
 8002e2e:	4e0a      	ldr	r6, [pc, #40]	; (8002e58 <__libc_init_array+0x40>)
 8002e30:	4c0a      	ldr	r4, [pc, #40]	; (8002e5c <__libc_init_array+0x44>)
 8002e32:	1ba4      	subs	r4, r4, r6
 8002e34:	10a4      	asrs	r4, r4, #2
 8002e36:	42a5      	cmp	r5, r4
 8002e38:	d105      	bne.n	8002e46 <__libc_init_array+0x2e>
 8002e3a:	bd70      	pop	{r4, r5, r6, pc}
 8002e3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e40:	4798      	blx	r3
 8002e42:	3501      	adds	r5, #1
 8002e44:	e7ee      	b.n	8002e24 <__libc_init_array+0xc>
 8002e46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e4a:	4798      	blx	r3
 8002e4c:	3501      	adds	r5, #1
 8002e4e:	e7f2      	b.n	8002e36 <__libc_init_array+0x1e>
 8002e50:	08003880 	.word	0x08003880
 8002e54:	08003880 	.word	0x08003880
 8002e58:	08003880 	.word	0x08003880
 8002e5c:	08003884 	.word	0x08003884

08002e60 <memset>:
 8002e60:	4603      	mov	r3, r0
 8002e62:	4402      	add	r2, r0
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d100      	bne.n	8002e6a <memset+0xa>
 8002e68:	4770      	bx	lr
 8002e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8002e6e:	e7f9      	b.n	8002e64 <memset+0x4>

08002e70 <sniprintf>:
 8002e70:	b40c      	push	{r2, r3}
 8002e72:	b530      	push	{r4, r5, lr}
 8002e74:	4b17      	ldr	r3, [pc, #92]	; (8002ed4 <sniprintf+0x64>)
 8002e76:	1e0c      	subs	r4, r1, #0
 8002e78:	b09d      	sub	sp, #116	; 0x74
 8002e7a:	681d      	ldr	r5, [r3, #0]
 8002e7c:	da08      	bge.n	8002e90 <sniprintf+0x20>
 8002e7e:	238b      	movs	r3, #139	; 0x8b
 8002e80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e84:	602b      	str	r3, [r5, #0]
 8002e86:	b01d      	add	sp, #116	; 0x74
 8002e88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002e8c:	b002      	add	sp, #8
 8002e8e:	4770      	bx	lr
 8002e90:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002e94:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002e98:	bf0c      	ite	eq
 8002e9a:	4623      	moveq	r3, r4
 8002e9c:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8002ea0:	9304      	str	r3, [sp, #16]
 8002ea2:	9307      	str	r3, [sp, #28]
 8002ea4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ea8:	9002      	str	r0, [sp, #8]
 8002eaa:	9006      	str	r0, [sp, #24]
 8002eac:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002eb0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002eb2:	ab21      	add	r3, sp, #132	; 0x84
 8002eb4:	a902      	add	r1, sp, #8
 8002eb6:	4628      	mov	r0, r5
 8002eb8:	9301      	str	r3, [sp, #4]
 8002eba:	f000 f871 	bl	8002fa0 <_svfiprintf_r>
 8002ebe:	1c43      	adds	r3, r0, #1
 8002ec0:	bfbc      	itt	lt
 8002ec2:	238b      	movlt	r3, #139	; 0x8b
 8002ec4:	602b      	strlt	r3, [r5, #0]
 8002ec6:	2c00      	cmp	r4, #0
 8002ec8:	d0dd      	beq.n	8002e86 <sniprintf+0x16>
 8002eca:	2200      	movs	r2, #0
 8002ecc:	9b02      	ldr	r3, [sp, #8]
 8002ece:	701a      	strb	r2, [r3, #0]
 8002ed0:	e7d9      	b.n	8002e86 <sniprintf+0x16>
 8002ed2:	bf00      	nop
 8002ed4:	2000000c 	.word	0x2000000c

08002ed8 <strcpy>:
 8002ed8:	4603      	mov	r3, r0
 8002eda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002ede:	f803 2b01 	strb.w	r2, [r3], #1
 8002ee2:	2a00      	cmp	r2, #0
 8002ee4:	d1f9      	bne.n	8002eda <strcpy+0x2>
 8002ee6:	4770      	bx	lr

08002ee8 <__ssputs_r>:
 8002ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002eec:	688e      	ldr	r6, [r1, #8]
 8002eee:	4682      	mov	sl, r0
 8002ef0:	429e      	cmp	r6, r3
 8002ef2:	460c      	mov	r4, r1
 8002ef4:	4691      	mov	r9, r2
 8002ef6:	4698      	mov	r8, r3
 8002ef8:	d835      	bhi.n	8002f66 <__ssputs_r+0x7e>
 8002efa:	898a      	ldrh	r2, [r1, #12]
 8002efc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002f00:	d031      	beq.n	8002f66 <__ssputs_r+0x7e>
 8002f02:	2302      	movs	r3, #2
 8002f04:	6825      	ldr	r5, [r4, #0]
 8002f06:	6909      	ldr	r1, [r1, #16]
 8002f08:	1a6f      	subs	r7, r5, r1
 8002f0a:	6965      	ldr	r5, [r4, #20]
 8002f0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002f10:	fb95 f5f3 	sdiv	r5, r5, r3
 8002f14:	f108 0301 	add.w	r3, r8, #1
 8002f18:	443b      	add	r3, r7
 8002f1a:	429d      	cmp	r5, r3
 8002f1c:	bf38      	it	cc
 8002f1e:	461d      	movcc	r5, r3
 8002f20:	0553      	lsls	r3, r2, #21
 8002f22:	d531      	bpl.n	8002f88 <__ssputs_r+0xa0>
 8002f24:	4629      	mov	r1, r5
 8002f26:	f000 fb47 	bl	80035b8 <_malloc_r>
 8002f2a:	4606      	mov	r6, r0
 8002f2c:	b950      	cbnz	r0, 8002f44 <__ssputs_r+0x5c>
 8002f2e:	230c      	movs	r3, #12
 8002f30:	f8ca 3000 	str.w	r3, [sl]
 8002f34:	89a3      	ldrh	r3, [r4, #12]
 8002f36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f3e:	81a3      	strh	r3, [r4, #12]
 8002f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f44:	463a      	mov	r2, r7
 8002f46:	6921      	ldr	r1, [r4, #16]
 8002f48:	f000 fac4 	bl	80034d4 <memcpy>
 8002f4c:	89a3      	ldrh	r3, [r4, #12]
 8002f4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002f52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f56:	81a3      	strh	r3, [r4, #12]
 8002f58:	6126      	str	r6, [r4, #16]
 8002f5a:	443e      	add	r6, r7
 8002f5c:	6026      	str	r6, [r4, #0]
 8002f5e:	4646      	mov	r6, r8
 8002f60:	6165      	str	r5, [r4, #20]
 8002f62:	1bed      	subs	r5, r5, r7
 8002f64:	60a5      	str	r5, [r4, #8]
 8002f66:	4546      	cmp	r6, r8
 8002f68:	bf28      	it	cs
 8002f6a:	4646      	movcs	r6, r8
 8002f6c:	4649      	mov	r1, r9
 8002f6e:	4632      	mov	r2, r6
 8002f70:	6820      	ldr	r0, [r4, #0]
 8002f72:	f000 faba 	bl	80034ea <memmove>
 8002f76:	68a3      	ldr	r3, [r4, #8]
 8002f78:	2000      	movs	r0, #0
 8002f7a:	1b9b      	subs	r3, r3, r6
 8002f7c:	60a3      	str	r3, [r4, #8]
 8002f7e:	6823      	ldr	r3, [r4, #0]
 8002f80:	441e      	add	r6, r3
 8002f82:	6026      	str	r6, [r4, #0]
 8002f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f88:	462a      	mov	r2, r5
 8002f8a:	f000 fb73 	bl	8003674 <_realloc_r>
 8002f8e:	4606      	mov	r6, r0
 8002f90:	2800      	cmp	r0, #0
 8002f92:	d1e1      	bne.n	8002f58 <__ssputs_r+0x70>
 8002f94:	6921      	ldr	r1, [r4, #16]
 8002f96:	4650      	mov	r0, sl
 8002f98:	f000 fac2 	bl	8003520 <_free_r>
 8002f9c:	e7c7      	b.n	8002f2e <__ssputs_r+0x46>
	...

08002fa0 <_svfiprintf_r>:
 8002fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fa4:	b09d      	sub	sp, #116	; 0x74
 8002fa6:	9303      	str	r3, [sp, #12]
 8002fa8:	898b      	ldrh	r3, [r1, #12]
 8002faa:	4680      	mov	r8, r0
 8002fac:	061c      	lsls	r4, r3, #24
 8002fae:	460d      	mov	r5, r1
 8002fb0:	4616      	mov	r6, r2
 8002fb2:	d50f      	bpl.n	8002fd4 <_svfiprintf_r+0x34>
 8002fb4:	690b      	ldr	r3, [r1, #16]
 8002fb6:	b96b      	cbnz	r3, 8002fd4 <_svfiprintf_r+0x34>
 8002fb8:	2140      	movs	r1, #64	; 0x40
 8002fba:	f000 fafd 	bl	80035b8 <_malloc_r>
 8002fbe:	6028      	str	r0, [r5, #0]
 8002fc0:	6128      	str	r0, [r5, #16]
 8002fc2:	b928      	cbnz	r0, 8002fd0 <_svfiprintf_r+0x30>
 8002fc4:	230c      	movs	r3, #12
 8002fc6:	f8c8 3000 	str.w	r3, [r8]
 8002fca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fce:	e0c4      	b.n	800315a <_svfiprintf_r+0x1ba>
 8002fd0:	2340      	movs	r3, #64	; 0x40
 8002fd2:	616b      	str	r3, [r5, #20]
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8002fd8:	2320      	movs	r3, #32
 8002fda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002fde:	2330      	movs	r3, #48	; 0x30
 8002fe0:	f04f 0b01 	mov.w	fp, #1
 8002fe4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002fe8:	4637      	mov	r7, r6
 8002fea:	463c      	mov	r4, r7
 8002fec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d13c      	bne.n	800306e <_svfiprintf_r+0xce>
 8002ff4:	ebb7 0a06 	subs.w	sl, r7, r6
 8002ff8:	d00b      	beq.n	8003012 <_svfiprintf_r+0x72>
 8002ffa:	4653      	mov	r3, sl
 8002ffc:	4632      	mov	r2, r6
 8002ffe:	4629      	mov	r1, r5
 8003000:	4640      	mov	r0, r8
 8003002:	f7ff ff71 	bl	8002ee8 <__ssputs_r>
 8003006:	3001      	adds	r0, #1
 8003008:	f000 80a2 	beq.w	8003150 <_svfiprintf_r+0x1b0>
 800300c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800300e:	4453      	add	r3, sl
 8003010:	9309      	str	r3, [sp, #36]	; 0x24
 8003012:	783b      	ldrb	r3, [r7, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	f000 809b 	beq.w	8003150 <_svfiprintf_r+0x1b0>
 800301a:	2300      	movs	r3, #0
 800301c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003020:	9304      	str	r3, [sp, #16]
 8003022:	9307      	str	r3, [sp, #28]
 8003024:	9205      	str	r2, [sp, #20]
 8003026:	9306      	str	r3, [sp, #24]
 8003028:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800302c:	931a      	str	r3, [sp, #104]	; 0x68
 800302e:	2205      	movs	r2, #5
 8003030:	7821      	ldrb	r1, [r4, #0]
 8003032:	4850      	ldr	r0, [pc, #320]	; (8003174 <_svfiprintf_r+0x1d4>)
 8003034:	f000 fa40 	bl	80034b8 <memchr>
 8003038:	1c67      	adds	r7, r4, #1
 800303a:	9b04      	ldr	r3, [sp, #16]
 800303c:	b9d8      	cbnz	r0, 8003076 <_svfiprintf_r+0xd6>
 800303e:	06d9      	lsls	r1, r3, #27
 8003040:	bf44      	itt	mi
 8003042:	2220      	movmi	r2, #32
 8003044:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003048:	071a      	lsls	r2, r3, #28
 800304a:	bf44      	itt	mi
 800304c:	222b      	movmi	r2, #43	; 0x2b
 800304e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003052:	7822      	ldrb	r2, [r4, #0]
 8003054:	2a2a      	cmp	r2, #42	; 0x2a
 8003056:	d016      	beq.n	8003086 <_svfiprintf_r+0xe6>
 8003058:	2100      	movs	r1, #0
 800305a:	200a      	movs	r0, #10
 800305c:	9a07      	ldr	r2, [sp, #28]
 800305e:	4627      	mov	r7, r4
 8003060:	783b      	ldrb	r3, [r7, #0]
 8003062:	3401      	adds	r4, #1
 8003064:	3b30      	subs	r3, #48	; 0x30
 8003066:	2b09      	cmp	r3, #9
 8003068:	d950      	bls.n	800310c <_svfiprintf_r+0x16c>
 800306a:	b1c9      	cbz	r1, 80030a0 <_svfiprintf_r+0x100>
 800306c:	e011      	b.n	8003092 <_svfiprintf_r+0xf2>
 800306e:	2b25      	cmp	r3, #37	; 0x25
 8003070:	d0c0      	beq.n	8002ff4 <_svfiprintf_r+0x54>
 8003072:	4627      	mov	r7, r4
 8003074:	e7b9      	b.n	8002fea <_svfiprintf_r+0x4a>
 8003076:	4a3f      	ldr	r2, [pc, #252]	; (8003174 <_svfiprintf_r+0x1d4>)
 8003078:	463c      	mov	r4, r7
 800307a:	1a80      	subs	r0, r0, r2
 800307c:	fa0b f000 	lsl.w	r0, fp, r0
 8003080:	4318      	orrs	r0, r3
 8003082:	9004      	str	r0, [sp, #16]
 8003084:	e7d3      	b.n	800302e <_svfiprintf_r+0x8e>
 8003086:	9a03      	ldr	r2, [sp, #12]
 8003088:	1d11      	adds	r1, r2, #4
 800308a:	6812      	ldr	r2, [r2, #0]
 800308c:	9103      	str	r1, [sp, #12]
 800308e:	2a00      	cmp	r2, #0
 8003090:	db01      	blt.n	8003096 <_svfiprintf_r+0xf6>
 8003092:	9207      	str	r2, [sp, #28]
 8003094:	e004      	b.n	80030a0 <_svfiprintf_r+0x100>
 8003096:	4252      	negs	r2, r2
 8003098:	f043 0302 	orr.w	r3, r3, #2
 800309c:	9207      	str	r2, [sp, #28]
 800309e:	9304      	str	r3, [sp, #16]
 80030a0:	783b      	ldrb	r3, [r7, #0]
 80030a2:	2b2e      	cmp	r3, #46	; 0x2e
 80030a4:	d10d      	bne.n	80030c2 <_svfiprintf_r+0x122>
 80030a6:	787b      	ldrb	r3, [r7, #1]
 80030a8:	1c79      	adds	r1, r7, #1
 80030aa:	2b2a      	cmp	r3, #42	; 0x2a
 80030ac:	d132      	bne.n	8003114 <_svfiprintf_r+0x174>
 80030ae:	9b03      	ldr	r3, [sp, #12]
 80030b0:	3702      	adds	r7, #2
 80030b2:	1d1a      	adds	r2, r3, #4
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	9203      	str	r2, [sp, #12]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	bfb8      	it	lt
 80030bc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80030c0:	9305      	str	r3, [sp, #20]
 80030c2:	4c2d      	ldr	r4, [pc, #180]	; (8003178 <_svfiprintf_r+0x1d8>)
 80030c4:	2203      	movs	r2, #3
 80030c6:	7839      	ldrb	r1, [r7, #0]
 80030c8:	4620      	mov	r0, r4
 80030ca:	f000 f9f5 	bl	80034b8 <memchr>
 80030ce:	b138      	cbz	r0, 80030e0 <_svfiprintf_r+0x140>
 80030d0:	2340      	movs	r3, #64	; 0x40
 80030d2:	1b00      	subs	r0, r0, r4
 80030d4:	fa03 f000 	lsl.w	r0, r3, r0
 80030d8:	9b04      	ldr	r3, [sp, #16]
 80030da:	3701      	adds	r7, #1
 80030dc:	4303      	orrs	r3, r0
 80030de:	9304      	str	r3, [sp, #16]
 80030e0:	7839      	ldrb	r1, [r7, #0]
 80030e2:	2206      	movs	r2, #6
 80030e4:	4825      	ldr	r0, [pc, #148]	; (800317c <_svfiprintf_r+0x1dc>)
 80030e6:	1c7e      	adds	r6, r7, #1
 80030e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80030ec:	f000 f9e4 	bl	80034b8 <memchr>
 80030f0:	2800      	cmp	r0, #0
 80030f2:	d035      	beq.n	8003160 <_svfiprintf_r+0x1c0>
 80030f4:	4b22      	ldr	r3, [pc, #136]	; (8003180 <_svfiprintf_r+0x1e0>)
 80030f6:	b9fb      	cbnz	r3, 8003138 <_svfiprintf_r+0x198>
 80030f8:	9b03      	ldr	r3, [sp, #12]
 80030fa:	3307      	adds	r3, #7
 80030fc:	f023 0307 	bic.w	r3, r3, #7
 8003100:	3308      	adds	r3, #8
 8003102:	9303      	str	r3, [sp, #12]
 8003104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003106:	444b      	add	r3, r9
 8003108:	9309      	str	r3, [sp, #36]	; 0x24
 800310a:	e76d      	b.n	8002fe8 <_svfiprintf_r+0x48>
 800310c:	fb00 3202 	mla	r2, r0, r2, r3
 8003110:	2101      	movs	r1, #1
 8003112:	e7a4      	b.n	800305e <_svfiprintf_r+0xbe>
 8003114:	2300      	movs	r3, #0
 8003116:	240a      	movs	r4, #10
 8003118:	4618      	mov	r0, r3
 800311a:	9305      	str	r3, [sp, #20]
 800311c:	460f      	mov	r7, r1
 800311e:	783a      	ldrb	r2, [r7, #0]
 8003120:	3101      	adds	r1, #1
 8003122:	3a30      	subs	r2, #48	; 0x30
 8003124:	2a09      	cmp	r2, #9
 8003126:	d903      	bls.n	8003130 <_svfiprintf_r+0x190>
 8003128:	2b00      	cmp	r3, #0
 800312a:	d0ca      	beq.n	80030c2 <_svfiprintf_r+0x122>
 800312c:	9005      	str	r0, [sp, #20]
 800312e:	e7c8      	b.n	80030c2 <_svfiprintf_r+0x122>
 8003130:	fb04 2000 	mla	r0, r4, r0, r2
 8003134:	2301      	movs	r3, #1
 8003136:	e7f1      	b.n	800311c <_svfiprintf_r+0x17c>
 8003138:	ab03      	add	r3, sp, #12
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	462a      	mov	r2, r5
 800313e:	4b11      	ldr	r3, [pc, #68]	; (8003184 <_svfiprintf_r+0x1e4>)
 8003140:	a904      	add	r1, sp, #16
 8003142:	4640      	mov	r0, r8
 8003144:	f3af 8000 	nop.w
 8003148:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800314c:	4681      	mov	r9, r0
 800314e:	d1d9      	bne.n	8003104 <_svfiprintf_r+0x164>
 8003150:	89ab      	ldrh	r3, [r5, #12]
 8003152:	065b      	lsls	r3, r3, #25
 8003154:	f53f af39 	bmi.w	8002fca <_svfiprintf_r+0x2a>
 8003158:	9809      	ldr	r0, [sp, #36]	; 0x24
 800315a:	b01d      	add	sp, #116	; 0x74
 800315c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003160:	ab03      	add	r3, sp, #12
 8003162:	9300      	str	r3, [sp, #0]
 8003164:	462a      	mov	r2, r5
 8003166:	4b07      	ldr	r3, [pc, #28]	; (8003184 <_svfiprintf_r+0x1e4>)
 8003168:	a904      	add	r1, sp, #16
 800316a:	4640      	mov	r0, r8
 800316c:	f000 f884 	bl	8003278 <_printf_i>
 8003170:	e7ea      	b.n	8003148 <_svfiprintf_r+0x1a8>
 8003172:	bf00      	nop
 8003174:	0800384b 	.word	0x0800384b
 8003178:	08003851 	.word	0x08003851
 800317c:	08003855 	.word	0x08003855
 8003180:	00000000 	.word	0x00000000
 8003184:	08002ee9 	.word	0x08002ee9

08003188 <_printf_common>:
 8003188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800318c:	4691      	mov	r9, r2
 800318e:	461f      	mov	r7, r3
 8003190:	688a      	ldr	r2, [r1, #8]
 8003192:	690b      	ldr	r3, [r1, #16]
 8003194:	4606      	mov	r6, r0
 8003196:	4293      	cmp	r3, r2
 8003198:	bfb8      	it	lt
 800319a:	4613      	movlt	r3, r2
 800319c:	f8c9 3000 	str.w	r3, [r9]
 80031a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80031a4:	460c      	mov	r4, r1
 80031a6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80031aa:	b112      	cbz	r2, 80031b2 <_printf_common+0x2a>
 80031ac:	3301      	adds	r3, #1
 80031ae:	f8c9 3000 	str.w	r3, [r9]
 80031b2:	6823      	ldr	r3, [r4, #0]
 80031b4:	0699      	lsls	r1, r3, #26
 80031b6:	bf42      	ittt	mi
 80031b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80031bc:	3302      	addmi	r3, #2
 80031be:	f8c9 3000 	strmi.w	r3, [r9]
 80031c2:	6825      	ldr	r5, [r4, #0]
 80031c4:	f015 0506 	ands.w	r5, r5, #6
 80031c8:	d107      	bne.n	80031da <_printf_common+0x52>
 80031ca:	f104 0a19 	add.w	sl, r4, #25
 80031ce:	68e3      	ldr	r3, [r4, #12]
 80031d0:	f8d9 2000 	ldr.w	r2, [r9]
 80031d4:	1a9b      	subs	r3, r3, r2
 80031d6:	429d      	cmp	r5, r3
 80031d8:	db2a      	blt.n	8003230 <_printf_common+0xa8>
 80031da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80031de:	6822      	ldr	r2, [r4, #0]
 80031e0:	3300      	adds	r3, #0
 80031e2:	bf18      	it	ne
 80031e4:	2301      	movne	r3, #1
 80031e6:	0692      	lsls	r2, r2, #26
 80031e8:	d42f      	bmi.n	800324a <_printf_common+0xc2>
 80031ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031ee:	4639      	mov	r1, r7
 80031f0:	4630      	mov	r0, r6
 80031f2:	47c0      	blx	r8
 80031f4:	3001      	adds	r0, #1
 80031f6:	d022      	beq.n	800323e <_printf_common+0xb6>
 80031f8:	6823      	ldr	r3, [r4, #0]
 80031fa:	68e5      	ldr	r5, [r4, #12]
 80031fc:	f003 0306 	and.w	r3, r3, #6
 8003200:	2b04      	cmp	r3, #4
 8003202:	bf18      	it	ne
 8003204:	2500      	movne	r5, #0
 8003206:	f8d9 2000 	ldr.w	r2, [r9]
 800320a:	f04f 0900 	mov.w	r9, #0
 800320e:	bf08      	it	eq
 8003210:	1aad      	subeq	r5, r5, r2
 8003212:	68a3      	ldr	r3, [r4, #8]
 8003214:	6922      	ldr	r2, [r4, #16]
 8003216:	bf08      	it	eq
 8003218:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800321c:	4293      	cmp	r3, r2
 800321e:	bfc4      	itt	gt
 8003220:	1a9b      	subgt	r3, r3, r2
 8003222:	18ed      	addgt	r5, r5, r3
 8003224:	341a      	adds	r4, #26
 8003226:	454d      	cmp	r5, r9
 8003228:	d11b      	bne.n	8003262 <_printf_common+0xda>
 800322a:	2000      	movs	r0, #0
 800322c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003230:	2301      	movs	r3, #1
 8003232:	4652      	mov	r2, sl
 8003234:	4639      	mov	r1, r7
 8003236:	4630      	mov	r0, r6
 8003238:	47c0      	blx	r8
 800323a:	3001      	adds	r0, #1
 800323c:	d103      	bne.n	8003246 <_printf_common+0xbe>
 800323e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003246:	3501      	adds	r5, #1
 8003248:	e7c1      	b.n	80031ce <_printf_common+0x46>
 800324a:	2030      	movs	r0, #48	; 0x30
 800324c:	18e1      	adds	r1, r4, r3
 800324e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003258:	4422      	add	r2, r4
 800325a:	3302      	adds	r3, #2
 800325c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003260:	e7c3      	b.n	80031ea <_printf_common+0x62>
 8003262:	2301      	movs	r3, #1
 8003264:	4622      	mov	r2, r4
 8003266:	4639      	mov	r1, r7
 8003268:	4630      	mov	r0, r6
 800326a:	47c0      	blx	r8
 800326c:	3001      	adds	r0, #1
 800326e:	d0e6      	beq.n	800323e <_printf_common+0xb6>
 8003270:	f109 0901 	add.w	r9, r9, #1
 8003274:	e7d7      	b.n	8003226 <_printf_common+0x9e>
	...

08003278 <_printf_i>:
 8003278:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800327c:	4617      	mov	r7, r2
 800327e:	7e0a      	ldrb	r2, [r1, #24]
 8003280:	b085      	sub	sp, #20
 8003282:	2a6e      	cmp	r2, #110	; 0x6e
 8003284:	4698      	mov	r8, r3
 8003286:	4606      	mov	r6, r0
 8003288:	460c      	mov	r4, r1
 800328a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800328c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003290:	f000 80bc 	beq.w	800340c <_printf_i+0x194>
 8003294:	d81a      	bhi.n	80032cc <_printf_i+0x54>
 8003296:	2a63      	cmp	r2, #99	; 0x63
 8003298:	d02e      	beq.n	80032f8 <_printf_i+0x80>
 800329a:	d80a      	bhi.n	80032b2 <_printf_i+0x3a>
 800329c:	2a00      	cmp	r2, #0
 800329e:	f000 80c8 	beq.w	8003432 <_printf_i+0x1ba>
 80032a2:	2a58      	cmp	r2, #88	; 0x58
 80032a4:	f000 808a 	beq.w	80033bc <_printf_i+0x144>
 80032a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032ac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80032b0:	e02a      	b.n	8003308 <_printf_i+0x90>
 80032b2:	2a64      	cmp	r2, #100	; 0x64
 80032b4:	d001      	beq.n	80032ba <_printf_i+0x42>
 80032b6:	2a69      	cmp	r2, #105	; 0x69
 80032b8:	d1f6      	bne.n	80032a8 <_printf_i+0x30>
 80032ba:	6821      	ldr	r1, [r4, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	f011 0f80 	tst.w	r1, #128	; 0x80
 80032c2:	d023      	beq.n	800330c <_printf_i+0x94>
 80032c4:	1d11      	adds	r1, r2, #4
 80032c6:	6019      	str	r1, [r3, #0]
 80032c8:	6813      	ldr	r3, [r2, #0]
 80032ca:	e027      	b.n	800331c <_printf_i+0xa4>
 80032cc:	2a73      	cmp	r2, #115	; 0x73
 80032ce:	f000 80b4 	beq.w	800343a <_printf_i+0x1c2>
 80032d2:	d808      	bhi.n	80032e6 <_printf_i+0x6e>
 80032d4:	2a6f      	cmp	r2, #111	; 0x6f
 80032d6:	d02a      	beq.n	800332e <_printf_i+0xb6>
 80032d8:	2a70      	cmp	r2, #112	; 0x70
 80032da:	d1e5      	bne.n	80032a8 <_printf_i+0x30>
 80032dc:	680a      	ldr	r2, [r1, #0]
 80032de:	f042 0220 	orr.w	r2, r2, #32
 80032e2:	600a      	str	r2, [r1, #0]
 80032e4:	e003      	b.n	80032ee <_printf_i+0x76>
 80032e6:	2a75      	cmp	r2, #117	; 0x75
 80032e8:	d021      	beq.n	800332e <_printf_i+0xb6>
 80032ea:	2a78      	cmp	r2, #120	; 0x78
 80032ec:	d1dc      	bne.n	80032a8 <_printf_i+0x30>
 80032ee:	2278      	movs	r2, #120	; 0x78
 80032f0:	496f      	ldr	r1, [pc, #444]	; (80034b0 <_printf_i+0x238>)
 80032f2:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80032f6:	e064      	b.n	80033c2 <_printf_i+0x14a>
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80032fe:	1d11      	adds	r1, r2, #4
 8003300:	6019      	str	r1, [r3, #0]
 8003302:	6813      	ldr	r3, [r2, #0]
 8003304:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003308:	2301      	movs	r3, #1
 800330a:	e0a3      	b.n	8003454 <_printf_i+0x1dc>
 800330c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003310:	f102 0104 	add.w	r1, r2, #4
 8003314:	6019      	str	r1, [r3, #0]
 8003316:	d0d7      	beq.n	80032c8 <_printf_i+0x50>
 8003318:	f9b2 3000 	ldrsh.w	r3, [r2]
 800331c:	2b00      	cmp	r3, #0
 800331e:	da03      	bge.n	8003328 <_printf_i+0xb0>
 8003320:	222d      	movs	r2, #45	; 0x2d
 8003322:	425b      	negs	r3, r3
 8003324:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003328:	4962      	ldr	r1, [pc, #392]	; (80034b4 <_printf_i+0x23c>)
 800332a:	220a      	movs	r2, #10
 800332c:	e017      	b.n	800335e <_printf_i+0xe6>
 800332e:	6820      	ldr	r0, [r4, #0]
 8003330:	6819      	ldr	r1, [r3, #0]
 8003332:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003336:	d003      	beq.n	8003340 <_printf_i+0xc8>
 8003338:	1d08      	adds	r0, r1, #4
 800333a:	6018      	str	r0, [r3, #0]
 800333c:	680b      	ldr	r3, [r1, #0]
 800333e:	e006      	b.n	800334e <_printf_i+0xd6>
 8003340:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003344:	f101 0004 	add.w	r0, r1, #4
 8003348:	6018      	str	r0, [r3, #0]
 800334a:	d0f7      	beq.n	800333c <_printf_i+0xc4>
 800334c:	880b      	ldrh	r3, [r1, #0]
 800334e:	2a6f      	cmp	r2, #111	; 0x6f
 8003350:	bf14      	ite	ne
 8003352:	220a      	movne	r2, #10
 8003354:	2208      	moveq	r2, #8
 8003356:	4957      	ldr	r1, [pc, #348]	; (80034b4 <_printf_i+0x23c>)
 8003358:	2000      	movs	r0, #0
 800335a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800335e:	6865      	ldr	r5, [r4, #4]
 8003360:	2d00      	cmp	r5, #0
 8003362:	60a5      	str	r5, [r4, #8]
 8003364:	f2c0 809c 	blt.w	80034a0 <_printf_i+0x228>
 8003368:	6820      	ldr	r0, [r4, #0]
 800336a:	f020 0004 	bic.w	r0, r0, #4
 800336e:	6020      	str	r0, [r4, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d13f      	bne.n	80033f4 <_printf_i+0x17c>
 8003374:	2d00      	cmp	r5, #0
 8003376:	f040 8095 	bne.w	80034a4 <_printf_i+0x22c>
 800337a:	4675      	mov	r5, lr
 800337c:	2a08      	cmp	r2, #8
 800337e:	d10b      	bne.n	8003398 <_printf_i+0x120>
 8003380:	6823      	ldr	r3, [r4, #0]
 8003382:	07da      	lsls	r2, r3, #31
 8003384:	d508      	bpl.n	8003398 <_printf_i+0x120>
 8003386:	6923      	ldr	r3, [r4, #16]
 8003388:	6862      	ldr	r2, [r4, #4]
 800338a:	429a      	cmp	r2, r3
 800338c:	bfde      	ittt	le
 800338e:	2330      	movle	r3, #48	; 0x30
 8003390:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003394:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003398:	ebae 0305 	sub.w	r3, lr, r5
 800339c:	6123      	str	r3, [r4, #16]
 800339e:	f8cd 8000 	str.w	r8, [sp]
 80033a2:	463b      	mov	r3, r7
 80033a4:	aa03      	add	r2, sp, #12
 80033a6:	4621      	mov	r1, r4
 80033a8:	4630      	mov	r0, r6
 80033aa:	f7ff feed 	bl	8003188 <_printf_common>
 80033ae:	3001      	adds	r0, #1
 80033b0:	d155      	bne.n	800345e <_printf_i+0x1e6>
 80033b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033b6:	b005      	add	sp, #20
 80033b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033bc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80033c0:	493c      	ldr	r1, [pc, #240]	; (80034b4 <_printf_i+0x23c>)
 80033c2:	6822      	ldr	r2, [r4, #0]
 80033c4:	6818      	ldr	r0, [r3, #0]
 80033c6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80033ca:	f100 0504 	add.w	r5, r0, #4
 80033ce:	601d      	str	r5, [r3, #0]
 80033d0:	d001      	beq.n	80033d6 <_printf_i+0x15e>
 80033d2:	6803      	ldr	r3, [r0, #0]
 80033d4:	e002      	b.n	80033dc <_printf_i+0x164>
 80033d6:	0655      	lsls	r5, r2, #25
 80033d8:	d5fb      	bpl.n	80033d2 <_printf_i+0x15a>
 80033da:	8803      	ldrh	r3, [r0, #0]
 80033dc:	07d0      	lsls	r0, r2, #31
 80033de:	bf44      	itt	mi
 80033e0:	f042 0220 	orrmi.w	r2, r2, #32
 80033e4:	6022      	strmi	r2, [r4, #0]
 80033e6:	b91b      	cbnz	r3, 80033f0 <_printf_i+0x178>
 80033e8:	6822      	ldr	r2, [r4, #0]
 80033ea:	f022 0220 	bic.w	r2, r2, #32
 80033ee:	6022      	str	r2, [r4, #0]
 80033f0:	2210      	movs	r2, #16
 80033f2:	e7b1      	b.n	8003358 <_printf_i+0xe0>
 80033f4:	4675      	mov	r5, lr
 80033f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80033fa:	fb02 3310 	mls	r3, r2, r0, r3
 80033fe:	5ccb      	ldrb	r3, [r1, r3]
 8003400:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003404:	4603      	mov	r3, r0
 8003406:	2800      	cmp	r0, #0
 8003408:	d1f5      	bne.n	80033f6 <_printf_i+0x17e>
 800340a:	e7b7      	b.n	800337c <_printf_i+0x104>
 800340c:	6808      	ldr	r0, [r1, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003414:	6949      	ldr	r1, [r1, #20]
 8003416:	d004      	beq.n	8003422 <_printf_i+0x1aa>
 8003418:	1d10      	adds	r0, r2, #4
 800341a:	6018      	str	r0, [r3, #0]
 800341c:	6813      	ldr	r3, [r2, #0]
 800341e:	6019      	str	r1, [r3, #0]
 8003420:	e007      	b.n	8003432 <_printf_i+0x1ba>
 8003422:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003426:	f102 0004 	add.w	r0, r2, #4
 800342a:	6018      	str	r0, [r3, #0]
 800342c:	6813      	ldr	r3, [r2, #0]
 800342e:	d0f6      	beq.n	800341e <_printf_i+0x1a6>
 8003430:	8019      	strh	r1, [r3, #0]
 8003432:	2300      	movs	r3, #0
 8003434:	4675      	mov	r5, lr
 8003436:	6123      	str	r3, [r4, #16]
 8003438:	e7b1      	b.n	800339e <_printf_i+0x126>
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	1d11      	adds	r1, r2, #4
 800343e:	6019      	str	r1, [r3, #0]
 8003440:	6815      	ldr	r5, [r2, #0]
 8003442:	2100      	movs	r1, #0
 8003444:	6862      	ldr	r2, [r4, #4]
 8003446:	4628      	mov	r0, r5
 8003448:	f000 f836 	bl	80034b8 <memchr>
 800344c:	b108      	cbz	r0, 8003452 <_printf_i+0x1da>
 800344e:	1b40      	subs	r0, r0, r5
 8003450:	6060      	str	r0, [r4, #4]
 8003452:	6863      	ldr	r3, [r4, #4]
 8003454:	6123      	str	r3, [r4, #16]
 8003456:	2300      	movs	r3, #0
 8003458:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800345c:	e79f      	b.n	800339e <_printf_i+0x126>
 800345e:	6923      	ldr	r3, [r4, #16]
 8003460:	462a      	mov	r2, r5
 8003462:	4639      	mov	r1, r7
 8003464:	4630      	mov	r0, r6
 8003466:	47c0      	blx	r8
 8003468:	3001      	adds	r0, #1
 800346a:	d0a2      	beq.n	80033b2 <_printf_i+0x13a>
 800346c:	6823      	ldr	r3, [r4, #0]
 800346e:	079b      	lsls	r3, r3, #30
 8003470:	d507      	bpl.n	8003482 <_printf_i+0x20a>
 8003472:	2500      	movs	r5, #0
 8003474:	f104 0919 	add.w	r9, r4, #25
 8003478:	68e3      	ldr	r3, [r4, #12]
 800347a:	9a03      	ldr	r2, [sp, #12]
 800347c:	1a9b      	subs	r3, r3, r2
 800347e:	429d      	cmp	r5, r3
 8003480:	db05      	blt.n	800348e <_printf_i+0x216>
 8003482:	68e0      	ldr	r0, [r4, #12]
 8003484:	9b03      	ldr	r3, [sp, #12]
 8003486:	4298      	cmp	r0, r3
 8003488:	bfb8      	it	lt
 800348a:	4618      	movlt	r0, r3
 800348c:	e793      	b.n	80033b6 <_printf_i+0x13e>
 800348e:	2301      	movs	r3, #1
 8003490:	464a      	mov	r2, r9
 8003492:	4639      	mov	r1, r7
 8003494:	4630      	mov	r0, r6
 8003496:	47c0      	blx	r8
 8003498:	3001      	adds	r0, #1
 800349a:	d08a      	beq.n	80033b2 <_printf_i+0x13a>
 800349c:	3501      	adds	r5, #1
 800349e:	e7eb      	b.n	8003478 <_printf_i+0x200>
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1a7      	bne.n	80033f4 <_printf_i+0x17c>
 80034a4:	780b      	ldrb	r3, [r1, #0]
 80034a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034aa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034ae:	e765      	b.n	800337c <_printf_i+0x104>
 80034b0:	0800386d 	.word	0x0800386d
 80034b4:	0800385c 	.word	0x0800385c

080034b8 <memchr>:
 80034b8:	b510      	push	{r4, lr}
 80034ba:	b2c9      	uxtb	r1, r1
 80034bc:	4402      	add	r2, r0
 80034be:	4290      	cmp	r0, r2
 80034c0:	4603      	mov	r3, r0
 80034c2:	d101      	bne.n	80034c8 <memchr+0x10>
 80034c4:	2000      	movs	r0, #0
 80034c6:	bd10      	pop	{r4, pc}
 80034c8:	781c      	ldrb	r4, [r3, #0]
 80034ca:	3001      	adds	r0, #1
 80034cc:	428c      	cmp	r4, r1
 80034ce:	d1f6      	bne.n	80034be <memchr+0x6>
 80034d0:	4618      	mov	r0, r3
 80034d2:	bd10      	pop	{r4, pc}

080034d4 <memcpy>:
 80034d4:	b510      	push	{r4, lr}
 80034d6:	1e43      	subs	r3, r0, #1
 80034d8:	440a      	add	r2, r1
 80034da:	4291      	cmp	r1, r2
 80034dc:	d100      	bne.n	80034e0 <memcpy+0xc>
 80034de:	bd10      	pop	{r4, pc}
 80034e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80034e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80034e8:	e7f7      	b.n	80034da <memcpy+0x6>

080034ea <memmove>:
 80034ea:	4288      	cmp	r0, r1
 80034ec:	b510      	push	{r4, lr}
 80034ee:	eb01 0302 	add.w	r3, r1, r2
 80034f2:	d803      	bhi.n	80034fc <memmove+0x12>
 80034f4:	1e42      	subs	r2, r0, #1
 80034f6:	4299      	cmp	r1, r3
 80034f8:	d10c      	bne.n	8003514 <memmove+0x2a>
 80034fa:	bd10      	pop	{r4, pc}
 80034fc:	4298      	cmp	r0, r3
 80034fe:	d2f9      	bcs.n	80034f4 <memmove+0xa>
 8003500:	1881      	adds	r1, r0, r2
 8003502:	1ad2      	subs	r2, r2, r3
 8003504:	42d3      	cmn	r3, r2
 8003506:	d100      	bne.n	800350a <memmove+0x20>
 8003508:	bd10      	pop	{r4, pc}
 800350a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800350e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003512:	e7f7      	b.n	8003504 <memmove+0x1a>
 8003514:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003518:	f802 4f01 	strb.w	r4, [r2, #1]!
 800351c:	e7eb      	b.n	80034f6 <memmove+0xc>
	...

08003520 <_free_r>:
 8003520:	b538      	push	{r3, r4, r5, lr}
 8003522:	4605      	mov	r5, r0
 8003524:	2900      	cmp	r1, #0
 8003526:	d043      	beq.n	80035b0 <_free_r+0x90>
 8003528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800352c:	1f0c      	subs	r4, r1, #4
 800352e:	2b00      	cmp	r3, #0
 8003530:	bfb8      	it	lt
 8003532:	18e4      	addlt	r4, r4, r3
 8003534:	f000 f8d4 	bl	80036e0 <__malloc_lock>
 8003538:	4a1e      	ldr	r2, [pc, #120]	; (80035b4 <_free_r+0x94>)
 800353a:	6813      	ldr	r3, [r2, #0]
 800353c:	4610      	mov	r0, r2
 800353e:	b933      	cbnz	r3, 800354e <_free_r+0x2e>
 8003540:	6063      	str	r3, [r4, #4]
 8003542:	6014      	str	r4, [r2, #0]
 8003544:	4628      	mov	r0, r5
 8003546:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800354a:	f000 b8ca 	b.w	80036e2 <__malloc_unlock>
 800354e:	42a3      	cmp	r3, r4
 8003550:	d90b      	bls.n	800356a <_free_r+0x4a>
 8003552:	6821      	ldr	r1, [r4, #0]
 8003554:	1862      	adds	r2, r4, r1
 8003556:	4293      	cmp	r3, r2
 8003558:	bf01      	itttt	eq
 800355a:	681a      	ldreq	r2, [r3, #0]
 800355c:	685b      	ldreq	r3, [r3, #4]
 800355e:	1852      	addeq	r2, r2, r1
 8003560:	6022      	streq	r2, [r4, #0]
 8003562:	6063      	str	r3, [r4, #4]
 8003564:	6004      	str	r4, [r0, #0]
 8003566:	e7ed      	b.n	8003544 <_free_r+0x24>
 8003568:	4613      	mov	r3, r2
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	b10a      	cbz	r2, 8003572 <_free_r+0x52>
 800356e:	42a2      	cmp	r2, r4
 8003570:	d9fa      	bls.n	8003568 <_free_r+0x48>
 8003572:	6819      	ldr	r1, [r3, #0]
 8003574:	1858      	adds	r0, r3, r1
 8003576:	42a0      	cmp	r0, r4
 8003578:	d10b      	bne.n	8003592 <_free_r+0x72>
 800357a:	6820      	ldr	r0, [r4, #0]
 800357c:	4401      	add	r1, r0
 800357e:	1858      	adds	r0, r3, r1
 8003580:	4282      	cmp	r2, r0
 8003582:	6019      	str	r1, [r3, #0]
 8003584:	d1de      	bne.n	8003544 <_free_r+0x24>
 8003586:	6810      	ldr	r0, [r2, #0]
 8003588:	6852      	ldr	r2, [r2, #4]
 800358a:	4401      	add	r1, r0
 800358c:	6019      	str	r1, [r3, #0]
 800358e:	605a      	str	r2, [r3, #4]
 8003590:	e7d8      	b.n	8003544 <_free_r+0x24>
 8003592:	d902      	bls.n	800359a <_free_r+0x7a>
 8003594:	230c      	movs	r3, #12
 8003596:	602b      	str	r3, [r5, #0]
 8003598:	e7d4      	b.n	8003544 <_free_r+0x24>
 800359a:	6820      	ldr	r0, [r4, #0]
 800359c:	1821      	adds	r1, r4, r0
 800359e:	428a      	cmp	r2, r1
 80035a0:	bf01      	itttt	eq
 80035a2:	6811      	ldreq	r1, [r2, #0]
 80035a4:	6852      	ldreq	r2, [r2, #4]
 80035a6:	1809      	addeq	r1, r1, r0
 80035a8:	6021      	streq	r1, [r4, #0]
 80035aa:	6062      	str	r2, [r4, #4]
 80035ac:	605c      	str	r4, [r3, #4]
 80035ae:	e7c9      	b.n	8003544 <_free_r+0x24>
 80035b0:	bd38      	pop	{r3, r4, r5, pc}
 80035b2:	bf00      	nop
 80035b4:	20000090 	.word	0x20000090

080035b8 <_malloc_r>:
 80035b8:	b570      	push	{r4, r5, r6, lr}
 80035ba:	1ccd      	adds	r5, r1, #3
 80035bc:	f025 0503 	bic.w	r5, r5, #3
 80035c0:	3508      	adds	r5, #8
 80035c2:	2d0c      	cmp	r5, #12
 80035c4:	bf38      	it	cc
 80035c6:	250c      	movcc	r5, #12
 80035c8:	2d00      	cmp	r5, #0
 80035ca:	4606      	mov	r6, r0
 80035cc:	db01      	blt.n	80035d2 <_malloc_r+0x1a>
 80035ce:	42a9      	cmp	r1, r5
 80035d0:	d903      	bls.n	80035da <_malloc_r+0x22>
 80035d2:	230c      	movs	r3, #12
 80035d4:	6033      	str	r3, [r6, #0]
 80035d6:	2000      	movs	r0, #0
 80035d8:	bd70      	pop	{r4, r5, r6, pc}
 80035da:	f000 f881 	bl	80036e0 <__malloc_lock>
 80035de:	4a23      	ldr	r2, [pc, #140]	; (800366c <_malloc_r+0xb4>)
 80035e0:	6814      	ldr	r4, [r2, #0]
 80035e2:	4621      	mov	r1, r4
 80035e4:	b991      	cbnz	r1, 800360c <_malloc_r+0x54>
 80035e6:	4c22      	ldr	r4, [pc, #136]	; (8003670 <_malloc_r+0xb8>)
 80035e8:	6823      	ldr	r3, [r4, #0]
 80035ea:	b91b      	cbnz	r3, 80035f4 <_malloc_r+0x3c>
 80035ec:	4630      	mov	r0, r6
 80035ee:	f000 f867 	bl	80036c0 <_sbrk_r>
 80035f2:	6020      	str	r0, [r4, #0]
 80035f4:	4629      	mov	r1, r5
 80035f6:	4630      	mov	r0, r6
 80035f8:	f000 f862 	bl	80036c0 <_sbrk_r>
 80035fc:	1c43      	adds	r3, r0, #1
 80035fe:	d126      	bne.n	800364e <_malloc_r+0x96>
 8003600:	230c      	movs	r3, #12
 8003602:	4630      	mov	r0, r6
 8003604:	6033      	str	r3, [r6, #0]
 8003606:	f000 f86c 	bl	80036e2 <__malloc_unlock>
 800360a:	e7e4      	b.n	80035d6 <_malloc_r+0x1e>
 800360c:	680b      	ldr	r3, [r1, #0]
 800360e:	1b5b      	subs	r3, r3, r5
 8003610:	d41a      	bmi.n	8003648 <_malloc_r+0x90>
 8003612:	2b0b      	cmp	r3, #11
 8003614:	d90f      	bls.n	8003636 <_malloc_r+0x7e>
 8003616:	600b      	str	r3, [r1, #0]
 8003618:	18cc      	adds	r4, r1, r3
 800361a:	50cd      	str	r5, [r1, r3]
 800361c:	4630      	mov	r0, r6
 800361e:	f000 f860 	bl	80036e2 <__malloc_unlock>
 8003622:	f104 000b 	add.w	r0, r4, #11
 8003626:	1d23      	adds	r3, r4, #4
 8003628:	f020 0007 	bic.w	r0, r0, #7
 800362c:	1ac3      	subs	r3, r0, r3
 800362e:	d01b      	beq.n	8003668 <_malloc_r+0xb0>
 8003630:	425a      	negs	r2, r3
 8003632:	50e2      	str	r2, [r4, r3]
 8003634:	bd70      	pop	{r4, r5, r6, pc}
 8003636:	428c      	cmp	r4, r1
 8003638:	bf0b      	itete	eq
 800363a:	6863      	ldreq	r3, [r4, #4]
 800363c:	684b      	ldrne	r3, [r1, #4]
 800363e:	6013      	streq	r3, [r2, #0]
 8003640:	6063      	strne	r3, [r4, #4]
 8003642:	bf18      	it	ne
 8003644:	460c      	movne	r4, r1
 8003646:	e7e9      	b.n	800361c <_malloc_r+0x64>
 8003648:	460c      	mov	r4, r1
 800364a:	6849      	ldr	r1, [r1, #4]
 800364c:	e7ca      	b.n	80035e4 <_malloc_r+0x2c>
 800364e:	1cc4      	adds	r4, r0, #3
 8003650:	f024 0403 	bic.w	r4, r4, #3
 8003654:	42a0      	cmp	r0, r4
 8003656:	d005      	beq.n	8003664 <_malloc_r+0xac>
 8003658:	1a21      	subs	r1, r4, r0
 800365a:	4630      	mov	r0, r6
 800365c:	f000 f830 	bl	80036c0 <_sbrk_r>
 8003660:	3001      	adds	r0, #1
 8003662:	d0cd      	beq.n	8003600 <_malloc_r+0x48>
 8003664:	6025      	str	r5, [r4, #0]
 8003666:	e7d9      	b.n	800361c <_malloc_r+0x64>
 8003668:	bd70      	pop	{r4, r5, r6, pc}
 800366a:	bf00      	nop
 800366c:	20000090 	.word	0x20000090
 8003670:	20000094 	.word	0x20000094

08003674 <_realloc_r>:
 8003674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003676:	4607      	mov	r7, r0
 8003678:	4614      	mov	r4, r2
 800367a:	460e      	mov	r6, r1
 800367c:	b921      	cbnz	r1, 8003688 <_realloc_r+0x14>
 800367e:	4611      	mov	r1, r2
 8003680:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003684:	f7ff bf98 	b.w	80035b8 <_malloc_r>
 8003688:	b922      	cbnz	r2, 8003694 <_realloc_r+0x20>
 800368a:	f7ff ff49 	bl	8003520 <_free_r>
 800368e:	4625      	mov	r5, r4
 8003690:	4628      	mov	r0, r5
 8003692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003694:	f000 f826 	bl	80036e4 <_malloc_usable_size_r>
 8003698:	4284      	cmp	r4, r0
 800369a:	d90f      	bls.n	80036bc <_realloc_r+0x48>
 800369c:	4621      	mov	r1, r4
 800369e:	4638      	mov	r0, r7
 80036a0:	f7ff ff8a 	bl	80035b8 <_malloc_r>
 80036a4:	4605      	mov	r5, r0
 80036a6:	2800      	cmp	r0, #0
 80036a8:	d0f2      	beq.n	8003690 <_realloc_r+0x1c>
 80036aa:	4631      	mov	r1, r6
 80036ac:	4622      	mov	r2, r4
 80036ae:	f7ff ff11 	bl	80034d4 <memcpy>
 80036b2:	4631      	mov	r1, r6
 80036b4:	4638      	mov	r0, r7
 80036b6:	f7ff ff33 	bl	8003520 <_free_r>
 80036ba:	e7e9      	b.n	8003690 <_realloc_r+0x1c>
 80036bc:	4635      	mov	r5, r6
 80036be:	e7e7      	b.n	8003690 <_realloc_r+0x1c>

080036c0 <_sbrk_r>:
 80036c0:	b538      	push	{r3, r4, r5, lr}
 80036c2:	2300      	movs	r3, #0
 80036c4:	4c05      	ldr	r4, [pc, #20]	; (80036dc <_sbrk_r+0x1c>)
 80036c6:	4605      	mov	r5, r0
 80036c8:	4608      	mov	r0, r1
 80036ca:	6023      	str	r3, [r4, #0]
 80036cc:	f7ff fb38 	bl	8002d40 <_sbrk>
 80036d0:	1c43      	adds	r3, r0, #1
 80036d2:	d102      	bne.n	80036da <_sbrk_r+0x1a>
 80036d4:	6823      	ldr	r3, [r4, #0]
 80036d6:	b103      	cbz	r3, 80036da <_sbrk_r+0x1a>
 80036d8:	602b      	str	r3, [r5, #0]
 80036da:	bd38      	pop	{r3, r4, r5, pc}
 80036dc:	20000338 	.word	0x20000338

080036e0 <__malloc_lock>:
 80036e0:	4770      	bx	lr

080036e2 <__malloc_unlock>:
 80036e2:	4770      	bx	lr

080036e4 <_malloc_usable_size_r>:
 80036e4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80036e8:	2800      	cmp	r0, #0
 80036ea:	f1a0 0004 	sub.w	r0, r0, #4
 80036ee:	bfbc      	itt	lt
 80036f0:	580b      	ldrlt	r3, [r1, r0]
 80036f2:	18c0      	addlt	r0, r0, r3
 80036f4:	4770      	bx	lr
	...

080036f8 <_init>:
 80036f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036fa:	bf00      	nop
 80036fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036fe:	bc08      	pop	{r3}
 8003700:	469e      	mov	lr, r3
 8003702:	4770      	bx	lr

08003704 <_fini>:
 8003704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003706:	bf00      	nop
 8003708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800370a:	bc08      	pop	{r3}
 800370c:	469e      	mov	lr, r3
 800370e:	4770      	bx	lr
