--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
const.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point count_3 (SLICE_X58Y29.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y29.AQ      Tcko                  0.408   count_3
                                                       count_0
    SLICE_X58Y29.D2      net (fanout=5)        0.640   count_0
    SLICE_X58Y29.CLK     Tas                   0.341   count_3
                                                       Result<3>1
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.749ns logic, 0.640ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point count_1 (SLICE_X58Y29.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y29.AQ      Tcko                  0.408   count_3
                                                       count_0
    SLICE_X58Y29.B2      net (fanout=5)        0.476   count_0
    SLICE_X58Y29.CLK     Tas                   0.341   count_3
                                                       Mcount_count_xor<1>11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.749ns logic, 0.476ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point count_3 (SLICE_X58Y29.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y29.CQ      Tcko                  0.408   count_3
                                                       count_2
    SLICE_X58Y29.D3      net (fanout=3)        0.453   count_2
    SLICE_X58Y29.CLK     Tas                   0.341   count_3
                                                       Result<3>1
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.749ns logic, 0.453ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_3 (SLICE_X58Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 10.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y29.DQ      Tcko                  0.200   count_3
                                                       count_3
    SLICE_X58Y29.D6      net (fanout=2)        0.026   count_3
    SLICE_X58Y29.CLK     Tah         (-Th)    -0.190   count_3
                                                       Result<3>1
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point count_0 (SLICE_X58Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 10.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y29.AQ      Tcko                  0.200   count_3
                                                       count_0
    SLICE_X58Y29.A6      net (fanout=5)        0.044   count_0
    SLICE_X58Y29.CLK     Tah         (-Th)    -0.190   count_3
                                                       Mcount_count_xor<0>11_INV_0
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.390ns logic, 0.044ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point count_2 (SLICE_X58Y29.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_2 (FF)
  Destination:          count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 10.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_2 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y29.CQ      Tcko                  0.200   count_3
                                                       count_2
    SLICE_X58Y29.C5      net (fanout=3)        0.074   count_2
    SLICE_X58Y29.CLK     Tah         (-Th)    -0.190   count_3
                                                       Result<2>1
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.390ns logic, 0.074ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_bufg_inst/I0
  Logical resource: clk_bufg_inst/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_ibufg
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_3/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X58Y29.CLK
  Clock network: clk_int
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_3/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X58Y29.CLK
  Clock network: clk_int
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.424|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 12 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 27 14:44:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 291 MB



