#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  8 22:33:56 2018
# Process ID: 8307
# Current directory: /home/icedaq/code/project2/weights/test
# Command line: vivado
# Log file: /home/icedaq/code/project2/weights/test/vivado.log
# Journal file: /home/icedaq/code/project2/weights/test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/icedaq/code/project2/array_design/array_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/data/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axis_array_ip_0_0

open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6121.656 ; gain = 128.027 ; free physical = 3339 ; free virtual = 17214
update_compile_order -fileset sources_1
open_bd_design {/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:axis_array_ip:1.0 - axis_array_ip_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6203.441 ; gain = 39.535 ; free physical = 3257 ; free virtual = 17141
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
Upgrading '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_array_ip_0_0 from axis_array_ip 1.0 to axis_array_ip 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'debug_data'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'debug_state'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_axis_array_ip_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axis_array_ip_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/icedaq/code/project2/array_design/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/icedaq/code/project2/array_design/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_array_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6465.934 ; gain = 195.332 ; free physical = 3011 ; free virtual = 16898
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
[Fri Jun  8 22:36:29 2018] Launched synth_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/synth_2/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
Upgrading '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_array_ip_0_0 from axis_array_ip 1.0 to axis_array_ip 1.0
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/icedaq/code/project2/array_design/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 6529.949 ; gain = 0.000 ; free physical = 2385 ; free virtual = 16863
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_array_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6630.105 ; gain = 84.141 ; free physical = 2298 ; free virtual = 16756
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
[Fri Jun  8 22:58:31 2018] Launched synth_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/synth_2/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
Upgrading '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_array_ip_0_0 from axis_array_ip 1.0 to axis_array_ip 1.0
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/icedaq/code/project2/array_design/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_array_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 6755.168 ; gain = 76.500 ; free physical = 1684 ; free virtual = 16610
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_2
launch_runs synth_2 -jobs 4
[Fri Jun  8 23:15:14 2018] Launched synth_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/synth_2/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
Upgrading '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_array_ip_0_0 from axis_array_ip 1.0 to axis_array_ip 1.0
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/icedaq/code/project2/array_design/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_array_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6885.121 ; gain = 77.129 ; free physical = 217 ; free virtual = 16481
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
[Fri Jun  8 23:57:52 2018] Launched synth_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/synth_2/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
Upgrading '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_array_ip_0_0 from axis_array_ip 1.0 to axis_array_ip 1.0
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/icedaq/code/project2/array_design/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:06 . Memory (MB): peak = 6908.172 ; gain = 0.000 ; free physical = 170 ; free virtual = 16310
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_array_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 7016.422 ; gain = 92.234 ; free physical = 178 ; free virtual = 16203
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Jun  9 00:03:46 2018] Launched synth_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/synth_2/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
Upgrading '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_array_ip_0_0 from axis_array_ip 1.0 to axis_array_ip 1.0
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/icedaq/code/project2/array_design/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:05 . Memory (MB): peak = 7054.527 ; gain = 0.000 ; free physical = 171 ; free virtual = 16195
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_array_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 7142.723 ; gain = 88.195 ; free physical = 190 ; free virtual = 16077
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Jun  9 00:11:50 2018] Launched synth_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/synth_2/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
update_ip_catalog: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:05 . Memory (MB): peak = 7161.125 ; gain = 0.000 ; free physical = 188 ; free virtual = 16107
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
Upgrading '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_array_ip_0_0 from axis_array_ip 1.0 to axis_array_ip 1.0
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/icedaq/code/project2/array_design/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7161.125 ; gain = 0.000 ; free physical = 186 ; free virtual = 16105
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_array_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 7262.395 ; gain = 101.270 ; free physical = 207 ; free virtual = 15982
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Jun  9 00:23:04 2018] Launched synth_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 686 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[0]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[1]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[2]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[3]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[4]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[5]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[6]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[7]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[8]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[9]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[10]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[11]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[12]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[13]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[14]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[15]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[16]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[17]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[18]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[19]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[20]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[21]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[22]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[23]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[24]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[25]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[26]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[27]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[28]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[29]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[30]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[31]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TLAST'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TREADY'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:3]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TVALID'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[0]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[1]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[2]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[3]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[4]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[5]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[6]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[7]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[8]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[9]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[10]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[11]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[12]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[13]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[14]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[15]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[16]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[17]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[18]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[19]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[20]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[21]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[22]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[23]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[24]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[25]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[26]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[27]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[28]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[29]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[30]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[31]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_state'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:10]
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc]
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 289 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 7846.734 ; gain = 558.230 ; free physical = 449 ; free virtual = 15558
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_maxclass_out[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/axis_array_ip_0/inst/array/data_ready ]]
save_constraints
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7857.422 ; gain = 0.000 ; free physical = 148 ; free virtual = 15538
[Sat Jun  9 00:30:53 2018] Launched impl_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7857.422 ; gain = 0.000 ; free physical = 163 ; free virtual = 15545
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A4CA03A
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
file copy -force /home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.sysdef /home/icedaq/code/project2/array_design/array_design.sdk/design_1_wrapper.hdf

refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
open_run impl_2
INFO: [Netlist 29-17] Analyzing 2399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
Parsing XDC File [/home/icedaq/code/project2/weights/test/.Xil/Vivado-8307-helios/dcp2/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/icedaq/code/project2/weights/test/.Xil/Vivado-8307-helios/dcp2/design_1_wrapper_board.xdc]
Parsing XDC File [/home/icedaq/code/project2/weights/test/.Xil/Vivado-8307-helios/dcp2/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/icedaq/code/project2/weights/test/.Xil/Vivado-8307-helios/dcp2/design_1_wrapper_early.xdc]
Parsing XDC File [/home/icedaq/code/project2/weights/test/.Xil/Vivado-8307-helios/dcp2/design_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/icedaq/code/project2/array_design/array_design.runs/impl_2/.Xil/Vivado-14586-helios/dbg_hub_CV.0/out/xsdbm.xdc:10]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 9106.207 ; gain = 543.523 ; free physical = 156 ; free virtual = 14350
Finished Parsing XDC File [/home/icedaq/code/project2/weights/test/.Xil/Vivado-8307-helios/dcp2/design_1_wrapper.xdc]
Parsing XDC File [/home/icedaq/code/project2/weights/test/.Xil/Vivado-8307-helios/dcp2/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/icedaq/code/project2/weights/test/.Xil/Vivado-8307-helios/dcp2/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9142.551 ; gain = 2.672 ; free physical = 151 ; free virtual = 14314
Restored from archive | CPU: 1.110000 secs | Memory: 27.250694 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9142.551 ; gain = 2.672 ; free physical = 151 ; free virtual = 14314
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1381 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1184 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 163 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 9316.832 ; gain = 991.680 ; free physical = 170 ; free virtual = 14229
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axis_array_ip_0/inst/array/data_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-09 00:46:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-09 00:46:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_design synth_2
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_in[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_out[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/maxclass_out[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axis_array_ip_0/inst/array/data_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxarg_stall} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxarg_stall} ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 9444.738 ; gain = 0.000 ; free physical = 251 ; free virtual = 12992
[Sat Jun  9 09:47:29 2018] Launched impl_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9444.738 ; gain = 0.000 ; free physical = 236 ; free virtual = 12988
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/maxclass_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxarg_stall} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-09 10:10:30
file copy -force /home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.sysdef /home/icedaq/code/project2/array_design/array_design.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/icedaq/code/project2/array_design/array_design.sdk -hwspec /home/icedaq/code/project2/array_design/array_design.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/icedaq/code/project2/array_design/array_design.sdk -hwspec /home/icedaq/code/project2/array_design/array_design.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-09 10:12:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-09 10:59:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-09 11:00:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/maxarg_stall} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_reg_n_0} ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9463.445 ; gain = 0.000 ; free physical = 1846 ; free virtual = 13229
[Sat Jun  9 11:46:21 2018] Launched impl_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9463.445 ; gain = 0.000 ; free physical = 1826 ; free virtual = 13212
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_reg_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/maxarg_stall} ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9463.445 ; gain = 0.000 ; free physical = 2513 ; free virtual = 13231
[Sat Jun  9 11:59:09 2018] Launched impl_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9463.445 ; gain = 0.000 ; free physical = 2491 ; free virtual = 13212
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix bin { {design_1_i/axis_array_ip_0/inst/array/class_out} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axis_array_ip_0/inst/array/data_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_i_1_n_0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_reg_n_0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/maxarg_stall} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in} }
set_property TRIGGER_COMPARE_VALUE eq8'u0 [get_hw_probes design_1_i/axis_array_ip_0/inst/array/data_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'u1 [get_hw_probes design_1_i/axis_array_ip_0/inst/array/data_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-09 12:15:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-09 12:15:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
report_ip_status -name ip_status
open_bd_design {/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
Upgrading '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_array_ip_0_0 from axis_array_ip 1.0 to axis_array_ip 1.0
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/icedaq/code/project2/array_design/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_array_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 9463.445 ; gain = 0.000 ; free physical = 1993 ; free virtual = 12836
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Sat Jun  9 12:29:03 2018] Launched synth_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/synth_2/runme.log
[Sat Jun  9 12:29:03 2018] Launched impl_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/impl_2/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 686 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[0]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[1]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[2]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[3]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[4]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[5]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[6]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[7]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[8]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[9]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[10]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[11]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[12]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[13]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[14]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[15]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[16]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[17]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[18]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[19]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[20]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[21]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[22]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[23]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[24]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[25]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[26]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[27]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[28]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[29]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[30]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TDATA[31]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TLAST'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TREADY'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:3]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_0_M00_AXIS_TVALID'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[0]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[1]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[2]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[3]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[4]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[5]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[6]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[7]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[8]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[9]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[10]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[11]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[12]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[13]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[14]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[15]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[16]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[17]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[18]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[19]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[20]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[21]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[22]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[23]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[24]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[25]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[26]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[27]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[28]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[29]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[30]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_data[31]'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/debug_state'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:115]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc:115]
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc]
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 9566.344 ; gain = 84.969 ; free physical = 1931 ; free virtual = 12830
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_reg_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/maxarg_stall} ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9566.344 ; gain = 0.000 ; free physical = 1920 ; free virtual = 12822
[Sat Jun  9 12:47:53 2018] Launched impl_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9566.344 ; gain = 0.000 ; free physical = 1909 ; free virtual = 12815
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-09 13:01:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-09 13:01:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[0]} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[1]} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[2]} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/class_in[0]} {design_1_i/axis_array_ip_0/inst/myMaster/class_in[1]} {design_1_i/axis_array_ip_0/inst/myMaster/class_in[2]} {design_1_i/axis_array_ip_0/inst/myMaster/class_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out[0]} {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out[1]} {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out[2]} {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/p_1_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/axis_tvalid_delay_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_ACLK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_ARESETN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/class ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/class[3]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[1]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state_reg_n_0_[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/tx_done_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/tx_done ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9593.109 ; gain = 0.000 ; free physical = 2480 ; free virtual = 12844
[Sat Jun  9 13:14:50 2018] Launched impl_2...
Run output will be captured here: /home/icedaq/code/project2/array_design/array_design.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9593.109 ; gain = 0.000 ; free physical = 2460 ; free virtual = 12827
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axis_array_ip_0/inst/myMaster/axis_tvalid} {design_1_i/axis_array_ip_0/inst/myMaster/axis_tvalid_delay_i_1_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/class} {design_1_i/axis_array_ip_0/inst/myMaster/class[3]_i_2_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/class_in} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TLAST} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TREADY} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TVALID} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[0]_i_1_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[1]_i_1_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[1]_i_2_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state_reg_n_0_} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state_reg_n_0__1} {design_1_i/axis_array_ip_0/inst/myMaster/p_1_out} {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out} {design_1_i/axis_array_ip_0/inst/myMaster/tx_done} {design_1_i/axis_array_ip_0/inst/myMaster/tx_done_i_1_n_0} }
set_property TRIGGER_COMPARE_VALUE neq4'hX [get_hw_probes design_1_i/axis_array_ip_0/inst/myMaster/class_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'bXXXX [get_hw_probes design_1_i/axis_array_ip_0/inst/myMaster/class_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b1 [get_hw_probes design_1_i/axis_array_ip_0/inst/myMaster/class_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Designutils 20-1476] The hw_probe compare_value [neq4'b1] has [1] value characters. The required number of value characters for radix [B], is [4].
set_property TRIGGER_COMPARE_VALUE neq4'b1111 [get_hw_probes design_1_i/axis_array_ip_0/inst/myMaster/class_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-09 13:27:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-09 13:27:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/icedaq/code/project2/array_design/array_design.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/home/icedaq/code/project2/array_design/array_design.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  9 14:47:27 2018...
