module simple_arbiter (
  input r_0,
  input r_1,
  input r_2,
  input r_3,
  output reg g_0,
  output reg g_1,
  output reg g_2,
  output reg g_3
);
  reg l0;
  reg l1;
  initial begin
    l0 = 0;
    l1 = 0;
  end
  assign g_0 = (!l0) & (!l1);
  assign g_1 = (l0) & (!l1);
  assign g_2 = (!l0) & (l1);
  assign g_3 = (l0) & (l1);
  always @(posedge $global_clock) begin
    l0 <= !l0;
    l1 <= !((!((l0) & (!l1))) & (!((!l0) & (l1))));
  end
endmodule