
	code for sm_60
		Function : bench
	.headerflags    @"EF_CUDA_SM60 EF_CUDA_PTX_SM(EF_CUDA_SM60)"
                                                                                           /* 0x001fc800fe2007f6 */
        /*0008*/                   MOV R1, c[0x0][0x20];                                   /* 0x4c98078000870001 */
        /*0010*/                   MOV R2, c[0x0][0x140];                                  /* 0x4c98078005070002 */
        /*0018*/                   MOV R3, c[0x0][0x144];                                  /* 0x4c98078005170003 */
                                                                                           /* 0x001fd808fec00072 */
        /*0028*/                   LDG.E R0, [R2];                                         /* 0xeed4200000070200 */
        /*0030*/                   IADD32I R4, R0, 0x1800000;                              /* 0x1c00180000070004 */
        /*0038*/                   LOP32I.AND R4, R4, 0x7f800000;                          /* 0x0407f80000070404 */
                                                                                           /* 0x001ff400ffa007ed */
        /*0048*/                   ISETP.GT.U32.AND P0, PT, R4, c[0x2][0x0], PT;           /* 0x4b68038800070407 */
        /*0050*/               @P0 BRA 0x78;                                               /* 0xe24000000200000f */
        /*0058*/                   CAL 0xd0;                                               /* 0xe260000007000040 */
                                                                                           /* 0x0000f400ffa007f0 */
        /*0068*/         {         MOV R4, R2;                                             /* 0x5c98078000270004 */
        /*0070*/                   BRA 0xa0;        }                                      /* 0xe24000000287000f */
        /*0078*/                   MUFU.RCP R2, R0;                                        /* 0x5080000000470002 */
                                                                                           /* 0x001fd800fec017f6 */
        /*0088*/                   FFMA R3, R0, R2, c[0x2][0x4];                           /* 0x5180010800170003 */
        /*0090*/                   FADD.FTZ R3, -R3, -RZ;                                  /* 0x5c5930000ff70303 */
        /*0098*/                   FFMA R4, R2, R3, R2;                                    /* 0x5980010000370204 */
                                                                                           /* 0x0003c400fe4007f1 */
        /*00a8*/                   MOV R2, c[0x0][0x140];                                  /* 0x4c98078005070002 */
        /*00b0*/                   MOV R3, c[0x0][0x144];                                  /* 0x4c98078005170003 */
        /*00b8*/                   STG.E [R2], R4;                                         /* 0xeedc200000070204 */
                                                                                           /* 0x001fd800fec007ff */
        /*00c8*/                   EXIT;                                                   /* 0xe30000000007000f */
        /*00d0*/                   IADD32I R2, R0, 0x1800000;                              /* 0x1c00180000070002 */
        /*00d8*/                   LOP32I.AND R3, R2, 0x7f800000;                          /* 0x0407f80000070203 */
                                                                                           /* 0x007ff400064007ed */
        /*00e8*/                   ISETP.NE.U32.AND P0, PT, R3, c[0x2][0x8], PT;           /* 0x4b6a038800270307 */
        /*00f0*/              @!P0 MUFU.RCP R2, R0;                                        /* 0x5080000000480002 */
        /*00f8*/              @!P0 RET;                                                    /* 0xe32000000008000f */
                                                                                           /* 0x001fd800fea007f1 */
        /*0108*/                   ISET.EQ.U32.AND R4, R3, c[0x2][0xc], PT;                /* 0x4b54038800370304 */
        /*0110*/                   ICMP.NE.U32 R2, RZ, 0x1, R3;                            /* 0x364a01800017ff02 */
        /*0118*/                   IADD R3, -R4, RZ;                                       /* 0x5c1200000ff70403 */
                                                                                           /* 0x001ff400fda007f6 */
        /*0128*/                   LOP.OR R3, R2, R3;                                      /* 0x5c47020000370203 */
        /*0130*/                   ISETP.EQ.AND P0, PT, R3, RZ, PT;                        /* 0x5b6503800ff70307 */
        /*0138*/               @P0 BRA 0x1b0;                                              /* 0xe24000000700000f */
                                                                                           /* 0x001fd800fec007f6 */
        /*0148*/                   LOP32I.AND R3, R0, 0x7fffff;                            /* 0x040007fffff70003 */
        /*0150*/                   ISET.EQ.U32.AND R3, R3, RZ, PT;                         /* 0x5b5403800ff70303 */
        /*0158*/                   IADD R3, -R3, RZ;                                       /* 0x5c1200000ff70303 */
                                                                                           /* 0x081fc400fda007f6 */
        /*0168*/                   LOP.AND R2, R2, R3;                                     /* 0x5c47000000370202 */
        /*0170*/                   ISETP.EQ.AND P0, PT, R2, RZ, PT;                        /* 0x5b6503800ff70207 */
        /*0178*/              @!P0 LOP32I.AND R2, R0.reuse, 0x80000000;                    /* 0x0408000000080002 */
                                                                                           /* 0x001fc000fec007e5 */
        /*0188*/               @P0 LOP32I.AND R0, R0, 0x807fffff;                          /* 0x040807fffff00000 */
        /*0190*/              @!P0 LOP32I.OR R2, R2, 0x800000;                             /* 0x0420080000080202 */
        /*0198*/         {     @P0 LOP32I.AND R2, R0, 0x80000000;                          /* 0x0408000000000002 */
        /*01a8*/                   RET;        }                                           /* 0x007ffc0007a007ff */
                                                                                           /* 0xe32000000007000f */
        /*01b0*/                   MUFU.RCP R2, R0;                                        /* 0x5080000000470002 */
        /*01b8*/                   RET;                                                    /* 0xe32000000007000f */
                                                                                           /* 0x001f8000fc0007ff */
        /*01c8*/                   BRA 0x1c0;                                              /* 0xe2400fffff07000f */
        /*01d0*/                   NOP;                                                    /* 0x50b0000000070f00 */
        /*01d8*/                   NOP;                                                    /* 0x50b0000000070f00 */
                                                                                           /* 0x001f8000fc0007e0 */
        /*01e8*/                   NOP;                                                    /* 0x50b0000000070f00 */
        /*01f0*/                   NOP;                                                    /* 0x50b0000000070f00 */
        /*01f8*/                   NOP;                                                    /* 0x50b0000000070f00 */
		......................


