Analysis & Synthesis report for lab8
Wed Apr 29 18:38:31 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab8|Draw_Frame_Buffer:DFB|State
 11. State Machine - |lab8|DrawRoom:DR|State
 12. State Machine - |lab8|DrawController:ISDU|State
 13. State Machine - |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_next
 14. State Machine - |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_state
 15. State Machine - |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|i_next
 16. State Machine - |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|i_state
 17. State Machine - |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 28. Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 29. Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 31. Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 33. Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 34. Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 35. Source assignments for lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqg1:auto_generated
 36. Source assignments for lab7_soc:nios_system|lab7_soc_sdram:sdram
 37. Source assignments for lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll
 38. Source assignments for lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3
 39. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 41. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 43. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 44. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 45. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 46. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 47. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 48. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 49. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 50. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 51. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 52. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 53. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 54. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 55. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_001
 66. Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Source assignments for FrameBuffer:FB|altsyncram:mem_rtl_0|altsyncram_pql1:auto_generated
 71. Source assignments for Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0|altsyncram_m271:auto_generated
 72. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 73. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 74. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a
 75. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b
 77. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 79. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram
 80. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 82. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 83. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 84. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 85. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy
 86. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0
 87. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 89. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 90. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 91. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 92. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 94. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 95. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 96. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 97. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
 98. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
 99. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
100. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
101. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
102. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
103. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator
104. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
105. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
106. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
107. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
110. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
113. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
116. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
119. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
122. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
125. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
126. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
129. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
132. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
135. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
138. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
141. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
144. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent
147. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_002|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_003|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_004|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_005|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_006|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_007|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_008|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_009|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_010|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_011|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_012|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_013|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_014|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_015|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
180. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
181. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
182. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
183. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
184. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
185. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
186. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
187. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
188. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
189. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
190. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
191. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
192. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
193. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
194. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
195. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
196. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
197. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
198. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
199. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
200. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
201. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
202. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
203. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
204. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
205. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
206. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
207. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
208. Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
209. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller
210. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
211. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
212. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_001
213. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
214. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
215. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_002
216. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
217. Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
218. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
219. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
220. Parameter Settings for User Entity Instance: Player_Controller:PC
221. Parameter Settings for Inferred Entity Instance: FrameBuffer:FB|altsyncram:mem_rtl_0
222. Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0
223. Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_divide:Mod4
224. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div0
225. Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_divide:Mod0
226. Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_divide:Div4
227. Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_divide:Div2
228. Parameter Settings for Inferred Entity Instance: DrawRoom:DR|lpm_divide:Div0
229. Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_mult:Mult0
230. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div1
231. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult0
232. Parameter Settings for Inferred Entity Instance: DrawRoom:DR|lpm_divide:Mod0
233. scfifo Parameter Settings by Entity Instance
234. altsyncram Parameter Settings by Entity Instance
235. altpll Parameter Settings by Entity Instance
236. lpm_mult Parameter Settings by Entity Instance
237. Port Connectivity Checks: "Draw_Frame_Buffer:DFB"
238. Port Connectivity Checks: "DrawRoom:DR"
239. Port Connectivity Checks: "DrawController:ISDU"
240. Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
241. Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller_002"
242. Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
243. Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller_001"
244. Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
245. Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller"
246. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
247. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
248. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
249. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
250. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
251. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
252. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
253. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_003|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
254. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_002|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
255. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
256. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode"
257. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo"
258. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent"
259. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
260. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
261. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
262. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
263. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
264. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
265. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
266. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
267. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
268. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
269. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
270. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
271. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
272. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
273. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
274. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
275. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
276. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
277. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
278. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
279. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
280. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
281. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
282. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
283. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
284. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
285. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
286. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
287. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
288. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator"
289. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
290. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
291. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
292. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
293. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
294. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
295. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
296. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
297. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
298. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
299. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
300. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
301. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
302. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
303. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
304. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_altpll_lqa2:sd1"
305. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll"
306. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module"
307. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0"
308. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy"
309. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
310. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
311. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib"
312. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
313. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
314. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
315. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
316. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
317. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug"
318. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci"
319. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench"
320. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0"
321. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic"
322. Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0"
323. Port Connectivity Checks: "lab7_soc:nios_system"
324. Post-Synthesis Netlist Statistics for Top Partition
325. Elapsed Time Per Partition
326. Analysis & Synthesis Messages
327. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 29 18:38:31 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; lab8                                        ;
; Top-level Entity Name              ; lab8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,521                                       ;
;     Total combinational functions  ; 3,532                                       ;
;     Dedicated logic registers      ; 2,227                                       ;
; Total registers                    ; 2227                                        ;
; Total pins                         ; 128                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 156,352                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab8               ; lab8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                 ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; My_DrawRoom.sv                                                                                ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/My_DrawRoom.sv                                                                                ;             ;
; My_ram.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/My_ram.sv                                                                                     ;             ;
; My_frame_buffer.sv                                                                            ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/My_frame_buffer.sv                                                                            ;             ;
; My_DrawPlayer.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/My_DrawPlayer.sv                                                                              ;             ;
; My_DrawController.sv                                                                          ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/My_DrawController.sv                                                                          ;             ;
; lab7_soc/synthesis/lab7_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v                                                                 ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v                                       ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv                                          ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v                                    ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v                  ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv                       ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv                           ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv                     ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv                         ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv                       ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv                           ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv                     ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv                         ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv                        ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv                        ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv                        ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv                            ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; lab7_soc    ;
; lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v                                         ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v                                            ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v                                                ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v                                         ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v                                           ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v                                      ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.hex                                   ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v                                     ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v                                         ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v                                     ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v                          ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_keycode.v                                              ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_keycode.v                                              ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v                                          ; lab7_soc    ;
; lab7_soc/synthesis/submodules/lab7_soc_Reset_s.v                                              ; yes             ; User Verilog HDL File                                 ; E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_Reset_s.v                                              ; lab7_soc    ;
; hpi_io_intf.sv                                                                                ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/hpi_io_intf.sv                                                                                ;             ;
; VGA_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/VGA_controller.sv                                                                             ;             ;
; lab8.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/lab8.sv                                                                                       ;             ;
; HexDriver.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/HexDriver.sv                                                                                  ;             ;
; Color_Mapper.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/Color_Mapper.sv                                                                               ;             ;
; vga_clk.v                                                                                     ; yes             ; User Wizard-Generated File                            ; E:/Quartus/Project/Final/Final/vga_clk.v                                                                                     ;             ;
; My_Palette.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/My_Palette.sv                                                                                 ;             ;
; My_Draw_FB.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/My_Draw_FB.sv                                                                                 ;             ;
; Player_Controller.sv                                                                          ; yes             ; User SystemVerilog HDL File                           ; E:/Quartus/Project/Final/Final/Player_Controller.sv                                                                          ;             ;
; sprite_bytes/completespritesheet.txt                                                          ; yes             ; Auto-Found File                                       ; E:/Quartus/Project/Final/Final/sprite_bytes/completespritesheet.txt                                                          ;             ;
; sprite_bytes/white.txt                                                                        ; yes             ; Auto-Found File                                       ; E:/Quartus/Project/Final/Final/sprite_bytes/white.txt                                                                        ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                                        ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                                     ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                                      ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                                      ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                                      ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                                      ;             ;
; aglobal180.inc                                                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/aglobal180.inc                                                                    ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/cntr_do7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                 ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                        ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altram.inc                                                                        ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                      ;             ;
; db/altsyncram_6mc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/altsyncram_6mc1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                         ;             ;
; db/altsyncram_ac71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                          ;             ;
; db/altsyncram_rqg1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/altsyncram_rqg1.tdf                                                                        ;             ;
; altpll.tdf                                                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                                        ;             ;
; stratix_pll.inc                                                                               ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                                                   ;             ;
; stratixii_pll.inc                                                                             ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                                                 ;             ;
; cycloneii_pll.inc                                                                             ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                 ;             ;
; db/vga_clk_altpll.v                                                                           ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v                                                                           ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/Quartus/Project/Final/Final/db/ip/sld2dead247/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File                        ; E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;             ;
; db/altsyncram_pql1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/altsyncram_pql1.tdf                                                                        ;             ;
; db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif                                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Quartus/Project/Final/Final/db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif                                                     ;             ;
; db/decode_lsa.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/decode_lsa.tdf                                                                             ;             ;
; db/mux_2nb.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/mux_2nb.tdf                                                                                ;             ;
; db/altsyncram_m271.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/altsyncram_m271.tdf                                                                        ;             ;
; db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif                                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Quartus/Project/Final/Final/db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif                                                     ;             ;
; db/decode_c8a.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/decode_c8a.tdf                                                                             ;             ;
; db/mux_0nb.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/mux_0nb.tdf                                                                                ;             ;
; lpm_divide.tdf                                                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;             ;
; abs_divider.inc                                                                               ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;             ;
; sign_div_unsign.inc                                                                           ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;             ;
; db/lpm_divide_3bm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/lpm_divide_3bm.tdf                                                                         ;             ;
; db/sign_div_unsign_olh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/sign_div_unsign_olh.tdf                                                                    ;             ;
; db/alt_u_div_47f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/alt_u_div_47f.tdf                                                                          ;             ;
; db/add_sub_7pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/add_sub_7pc.tdf                                                                            ;             ;
; db/add_sub_8pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/add_sub_8pc.tdf                                                                            ;             ;
; db/lpm_divide_vim.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/lpm_divide_vim.tdf                                                                         ;             ;
; db/sign_div_unsign_nlh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/sign_div_unsign_nlh.tdf                                                                    ;             ;
; db/alt_u_div_27f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/alt_u_div_27f.tdf                                                                          ;             ;
; db/lpm_divide_l9m.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/lpm_divide_l9m.tdf                                                                         ;             ;
; db/sign_div_unsign_akh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/sign_div_unsign_akh.tdf                                                                    ;             ;
; db/alt_u_div_84f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/alt_u_div_84f.tdf                                                                          ;             ;
; db/lpm_divide_0jm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/lpm_divide_0jm.tdf                                                                         ;             ;
; db/lpm_divide_ihm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/lpm_divide_ihm.tdf                                                                         ;             ;
; db/lpm_divide_khm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/lpm_divide_khm.tdf                                                                         ;             ;
; db/sign_div_unsign_ckh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/sign_div_unsign_ckh.tdf                                                                    ;             ;
; db/alt_u_div_c4f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/alt_u_div_c4f.tdf                                                                          ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                                      ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/multcore.inc                                                                      ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                      ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altshift.inc                                                                      ;             ;
; multcore.tdf                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/multcore.tdf                                                                      ;             ;
; csa_add.inc                                                                                   ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/csa_add.inc                                                                       ;             ;
; mpar_add.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/mpar_add.inc                                                                      ;             ;
; muleabz.inc                                                                                   ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/muleabz.inc                                                                       ;             ;
; mul_lfrg.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc                                                                      ;             ;
; mul_boothc.inc                                                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/mul_boothc.inc                                                                    ;             ;
; alt_ded_mult.inc                                                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                  ;             ;
; alt_ded_mult_y.inc                                                                            ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                ;             ;
; dffpipe.inc                                                                                   ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                       ;             ;
; mpar_add.tdf                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf                                                                      ;             ;
; lpm_add_sub.tdf                                                                               ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                   ;             ;
; addcore.inc                                                                                   ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/addcore.inc                                                                       ;             ;
; look_add.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/look_add.inc                                                                      ;             ;
; alt_stratix_add_sub.inc                                                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                           ;             ;
; db/add_sub_lgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/add_sub_lgh.tdf                                                                            ;             ;
; altshift.tdf                                                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altshift.tdf                                                                      ;             ;
; db/add_sub_pgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/add_sub_pgh.tdf                                                                            ;             ;
; db/lpm_divide_n9m.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Quartus/Project/Final/Final/db/lpm_divide_n9m.tdf                                                                         ;             ;
; sprite_bytes/tetris_i.txt                                                                     ; yes             ; Auto-Found File                                       ; E:/Quartus/Project/Final/Final/sprite_bytes/tetris_i.txt                                                                     ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,521          ;
;                                             ;                ;
; Total combinational functions               ; 3532           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1673           ;
;     -- 3 input functions                    ; 944            ;
;     -- <=2 input functions                  ; 915            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3080           ;
;     -- arithmetic mode                      ; 452            ;
;                                             ;                ;
; Total registers                             ; 2227           ;
;     -- Dedicated logic registers            ; 2227           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 128            ;
; Total memory bits                           ; 156352         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1323           ;
; Total fan-out                               ; 21141          ;
; Average fan-out                             ; 3.39           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |lab8                                                                                                                                   ; 3532 (38)           ; 2227 (2)                  ; 156352      ; 0            ; 0       ; 0         ; 128  ; 0            ; |lab8                                                                                                                                                                                                                                                                                                                                                                                                                      ; lab8                                             ; work         ;
;    |DrawController:ISDU|                                                                                                                ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawController:ISDU                                                                                                                                                                                                                                                                                                                                                                                                  ; DrawController                                   ; work         ;
;    |DrawPlayer:DP|                                                                                                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawPlayer:DP                                                                                                                                                                                                                                                                                                                                                                                                        ; DrawPlayer                                       ; work         ;
;    |DrawRoom:DR|                                                                                                                        ; 203 (86)            ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR                                                                                                                                                                                                                                                                                                                                                                                                          ; DrawRoom                                         ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                       ; work         ;
;          |lpm_divide_khm:auto_generated|                                                                                                ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR|lpm_divide:Div0|lpm_divide_khm:auto_generated                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_khm                                   ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_ckh                              ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 55 (55)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                                                                                                          ; alt_u_div_c4f                                    ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                       ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR|lpm_divide:Mod0|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_n9m                                   ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_ckh                              ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|DrawRoom:DR|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                                                                                                          ; alt_u_div_c4f                                    ; work         ;
;    |Draw_Frame_Buffer:DFB|                                                                                                              ; 410 (156)           ; 13 (12)                   ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB                                                                                                                                                                                                                                                                                                                                                                                                ; Draw_Frame_Buffer                                ; work         ;
;       |SpriteSheet:ss|                                                                                                                  ; 5 (0)               ; 1 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss                                                                                                                                                                                                                                                                                                                                                                                 ; SpriteSheet                                      ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 5 (0)               ; 1 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;             |altsyncram_m271:auto_generated|                                                                                            ; 5 (0)               ; 1 (1)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0|altsyncram_m271:auto_generated                                                                                                                                                                                                                                                                                                                             ; altsyncram_m271                                  ; work         ;
;                |mux_0nb:mux2|                                                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0|altsyncram_m271:auto_generated|mux_0nb:mux2                                                                                                                                                                                                                                                                                                                ; mux_0nb                                          ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                       ; work         ;
;          |lpm_divide_ihm:auto_generated|                                                                                                ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Div2|lpm_divide_ihm:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide_ihm                                   ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                                                      ; sign_div_unsign_akh                              ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                                                                ; alt_u_div_84f                                    ; work         ;
;       |lpm_divide:Div4|                                                                                                                 ; 76 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                       ; work         ;
;          |lpm_divide_0jm:auto_generated|                                                                                                ; 76 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Div4|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide_0jm                                   ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 76 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Div4|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                      ; sign_div_unsign_olh                              ; work         ;
;                |alt_u_div_47f:divider|                                                                                                  ; 76 (76)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Div4|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                                ; alt_u_div_47f                                    ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                       ; work         ;
;          |lpm_divide_l9m:auto_generated|                                                                                                ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Mod0|lpm_divide_l9m:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide_l9m                                   ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                                                      ; sign_div_unsign_akh                              ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                                                                ; alt_u_div_84f                                    ; work         ;
;       |lpm_divide:Mod4|                                                                                                                 ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                       ; work         ;
;          |lpm_divide_3bm:auto_generated|                                                                                                ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide_3bm                                   ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                      ; sign_div_unsign_olh                              ; work         ;
;                |alt_u_div_47f:divider|                                                                                                  ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                                ; alt_u_div_47f                                    ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                         ; work         ;
;          |multcore:mult_core|                                                                                                           ; 21 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                         ; work         ;
;             |mpar_add:padder|                                                                                                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                         ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                      ; work         ;
;                   |add_sub_lgh:auto_generated|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Draw_Frame_Buffer:DFB|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_lgh                                      ; work         ;
;    |FrameBuffer:FB|                                                                                                                     ; 15 (2)              ; 2 (0)                     ; 87360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|FrameBuffer:FB                                                                                                                                                                                                                                                                                                                                                                                                       ; FrameBuffer                                      ; work         ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 13 (0)              ; 2 (0)                     ; 87360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|FrameBuffer:FB|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                       ; work         ;
;          |altsyncram_pql1:auto_generated|                                                                                               ; 13 (0)              ; 2 (2)                     ; 87360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|FrameBuffer:FB|altsyncram:mem_rtl_0|altsyncram_pql1:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_pql1                                  ; work         ;
;             |decode_lsa:decode2|                                                                                                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|FrameBuffer:FB|altsyncram:mem_rtl_0|altsyncram_pql1:auto_generated|decode_lsa:decode2                                                                                                                                                                                                                                                                                                                                ; decode_lsa                                       ; work         ;
;             |mux_2nb:mux3|                                                                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|FrameBuffer:FB|altsyncram:mem_rtl_0|altsyncram_pql1:auto_generated|mux_2nb:mux3                                                                                                                                                                                                                                                                                                                                      ; mux_2nb                                          ; work         ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                                 ; HexDriver                                        ; work         ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                                 ; HexDriver                                        ; work         ;
;    |Palette:PL|                                                                                                                         ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Palette:PL                                                                                                                                                                                                                                                                                                                                                                                                           ; Palette                                          ; work         ;
;    |Player_Controller:PC|                                                                                                               ; 57 (57)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Player_Controller:PC                                                                                                                                                                                                                                                                                                                                                                                                 ; Player_Controller                                ; work         ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                               ; VGA_controller                                   ; work         ;
;    |color_mapper:color_instance|                                                                                                        ; 228 (55)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance                                                                                                                                                                                                                                                                                                                                                                                          ; color_mapper                                     ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                       ; work         ;
;          |lpm_divide_vim:auto_generated|                                                                                                ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_vim                                   ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_nlh                              ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                                                                                                          ; alt_u_div_27f                                    ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                       ; work         ;
;          |lpm_divide_vim:auto_generated|                                                                                                ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_vim                                   ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_nlh                              ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                                                                                                          ; alt_u_div_27f                                    ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                         ; work         ;
;          |multcore:mult_core|                                                                                                           ; 26 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                        ; multcore                                         ; work         ;
;             |mpar_add:padder|                                                                                                           ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                        ; mpar_add                                         ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                      ; work         ;
;                   |add_sub_lgh:auto_generated|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                                                                                                                                                                                                                                                        ; add_sub_lgh                                      ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                   ; mpar_add                                         ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                      ; work         ;
;                      |add_sub_pgh:auto_generated|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated                                                                                                                                                                                                                                                                   ; add_sub_pgh                                      ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 8 (8)               ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                              ; hpi_io_intf                                      ; work         ;
;    |lab7_soc:nios_system|                                                                                                               ; 2270 (0)            ; 2010 (0)                  ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system                                                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc                                         ; lab7_soc     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab7_soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; lab7_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab7_soc     ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab7_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab7_soc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; lab7_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; lab7_soc     ;
;       |lab7_soc_Reset_s:reset_s|                                                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_Reset_s:reset_s                                                                                                                                                                                                                                                                                                                                                                        ; lab7_soc_Reset_s                                 ; lab7_soc     ;
;       |lab7_soc_jtag_uart_0:jtag_uart_0|                                                                                                ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; lab7_soc_jtag_uart_0                             ; lab7_soc     ;
;          |alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; lab7_soc_jtag_uart_0_scfifo_r                    ; lab7_soc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;          |lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; lab7_soc_jtag_uart_0_scfifo_w                    ; lab7_soc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;       |lab7_soc_keycode:keycode|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                        ; lab7_soc_keycode                                 ; lab7_soc     ;
;       |lab7_soc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 728 (0)             ; 899 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; lab7_soc_mm_interconnect_0                       ; lab7_soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 187 (187)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 41 (41)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab7_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab7_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab7_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab7_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab7_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab7_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab7_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab7_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab7_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab7_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab7_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab7_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab7_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; lab7_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; lab7_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab7_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab7_soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; lab7_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; lab7_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; lab7_soc     ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab7_soc     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; lab7_soc     ;
;          |altera_merlin_slave_agent:reset_s_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab7_soc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab7_soc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab7_soc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:reset_s_s1_translator|                                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; lab7_soc_mm_interconnect_0_cmd_demux             ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; lab7_soc_mm_interconnect_0_cmd_demux_001         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                 ; lab7_soc_mm_interconnect_0_cmd_mux_001           ; lab7_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                 ; lab7_soc_mm_interconnect_0_cmd_mux_001           ; lab7_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                 ; lab7_soc_mm_interconnect_0_cmd_mux_001           ; lab7_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                           ; 47 (43)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                 ; lab7_soc_mm_interconnect_0_cmd_mux_001           ; lab7_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                           ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                 ; lab7_soc_mm_interconnect_0_cmd_mux_001           ; lab7_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_router:router|                                                                                     ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; lab7_soc_mm_interconnect_0_router                ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_router_001:router_001|                                                                             ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; lab7_soc_mm_interconnect_0_router_001            ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_router_003:router_007|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                   ; lab7_soc_mm_interconnect_0_router_003            ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                             ; lab7_soc_mm_interconnect_0_rsp_demux_001         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                             ; lab7_soc_mm_interconnect_0_rsp_demux_001         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                             ; lab7_soc_mm_interconnect_0_rsp_demux_001         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                             ; lab7_soc_mm_interconnect_0_rsp_demux_001         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                             ; lab7_soc_mm_interconnect_0_rsp_demux_001         ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; lab7_soc_mm_interconnect_0_rsp_mux               ; lab7_soc     ;
;          |lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; lab7_soc_mm_interconnect_0_rsp_mux_001           ; lab7_soc     ;
;       |lab7_soc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1015 (0)            ; 586 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc_nios2_gen2_0                            ; lab7_soc     ;
;          |lab7_soc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1015 (726)          ; 586 (317)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; lab7_soc_nios2_gen2_0_cpu                        ; lab7_soc     ;
;             |lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|                                               ; 289 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; lab7_soc_nios2_gen2_0_cpu_nios2_oci              ; lab7_soc     ;
;                |lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab7_soc     ;
;                   |lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab7_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab7_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab7_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab7_soc     ;
;                |lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; lab7_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab7_soc     ;
;                |lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab7_soc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; lab7_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab7_soc     ;
;                   |lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab7_soc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                  ; work         ;
;             |lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; lab7_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab7_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;             |lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; lab7_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab7_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;       |lab7_soc_onchip_memory2_0:onchip_memory2_0|                                                                                      ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                      ; lab7_soc_onchip_memory2_0                        ; lab7_soc     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;             |altsyncram_rqg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqg1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_rqg1                                  ; work         ;
;       |lab7_soc_otg_hpi_address:otg_hpi_address|                                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                        ; lab7_soc_otg_hpi_address                         ; lab7_soc     ;
;       |lab7_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                  ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                  ; lab7_soc_otg_hpi_cs                              ; lab7_soc     ;
;       |lab7_soc_otg_hpi_cs:otg_hpi_reset|                                                                                               ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc_otg_hpi_cs                              ; lab7_soc     ;
;       |lab7_soc_otg_hpi_cs:otg_hpi_r|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                   ; lab7_soc_otg_hpi_cs                              ; lab7_soc     ;
;       |lab7_soc_otg_hpi_cs:otg_hpi_w|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                   ; lab7_soc_otg_hpi_cs                              ; lab7_soc     ;
;       |lab7_soc_otg_hpi_data:otg_hpi_data|                                                                                              ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc_otg_hpi_data                            ; lab7_soc     ;
;       |lab7_soc_sdram:sdram|                                                                                                            ; 323 (252)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; lab7_soc_sdram                                   ; lab7_soc     ;
;          |lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|                                                      ; 71 (71)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; lab7_soc_sdram_input_efifo_module                ; lab7_soc     ;
;       |lab7_soc_sdram_pll:sdram_pll|                                                                                                    ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; lab7_soc_sdram_pll                               ; lab7_soc     ;
;          |lab7_soc_sdram_pll_altpll_lqa2:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                 ; lab7_soc_sdram_pll_altpll_lqa2                   ; lab7_soc     ;
;          |lab7_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; lab7_soc_sdram_pll_stdsync_sv6                   ; lab7_soc     ;
;             |lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; lab7_soc_sdram_pll_dffpipe_l2c                   ; lab7_soc     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (108)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                   ; altera_sld   ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                             ; vga_clk                                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                     ; altpll                                           ; work         ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                       ; vga_clk_altpll                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0|altsyncram_m271:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 11520        ; 5            ; --           ; --           ; 57600 ; db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif ;
; FrameBuffer:FB|altsyncram:mem_rtl_0|altsyncram_pql1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 17472        ; 5            ; 17472        ; 5            ; 87360 ; db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                      ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                      ;
; lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128   ; lab7_soc_onchip_memory2_0.hex             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system                                                                                                                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                 ; lab7_soc.qsys   ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                               ; lab7_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_keycode:keycode                                                                                                                                                                                                                       ; lab7_soc.qsys   ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                       ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                        ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                              ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                              ; lab7_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                              ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                     ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                           ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                        ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                   ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                              ; lab7_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                         ; lab7_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                               ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                      ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                 ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                        ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                               ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                          ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                     ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                           ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                      ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                     ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                           ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                              ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                         ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                      ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                 ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                             ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                        ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                      ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                 ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent                                                                                                                                                        ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo                                                                                                                                                   ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator                                                                                                                                              ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router                                                                                                                                                          ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_004                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_005                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_006                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                    ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                            ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                        ; lab7_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                               ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                          ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                     ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                          ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                     ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                        ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                   ; lab7_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                              ; lab7_soc.qsys   ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                             ; lab7_soc.qsys   ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                               ; lab7_soc.qsys   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                     ; lab7_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                       ; lab7_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                 ; lab7_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                             ; lab7_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                              ; lab7_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                  ; lab7_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_Reset_s:reset_s                                                                                                                                                                                                                       ; lab7_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                         ; lab7_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                     ; lab7_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                     ; lab7_soc.qsys   ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram                                                                                                                                                                                                                           ; lab7_soc.qsys   ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                   ; lab7_soc.qsys   ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab7_soc:nios_system|lab7_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                             ; lab7_soc.qsys   ;
; Altera ; ALTPLL                                   ; 15.0    ; N/A          ; N/A          ; |lab8|vga_clk:vga_clk_instance                                                                                                                                                                                                                                            ; vga_clk.v       ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|Draw_Frame_Buffer:DFB|State                                                                 ;
+---------------------+--------------------+---------------------+---------------+--------------+-------------------+
; Name                ; State.Last_Drawing ; State.First_Drawing ; State.Drawing ; State.Halted ; State.DoneDrawing ;
+---------------------+--------------------+---------------------+---------------+--------------+-------------------+
; State.Halted        ; 0                  ; 0                   ; 0             ; 0            ; 0                 ;
; State.Drawing       ; 0                  ; 0                   ; 1             ; 1            ; 0                 ;
; State.First_Drawing ; 0                  ; 1                   ; 0             ; 1            ; 0                 ;
; State.Last_Drawing  ; 1                  ; 0                   ; 0             ; 1            ; 0                 ;
; State.DoneDrawing   ; 0                  ; 0                   ; 0             ; 1            ; 1                 ;
+---------------------+--------------------+---------------------+---------------+--------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|DrawRoom:DR|State                                                                                                                                                                                                                                                                       ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+--------------------+--------------------+-------------+-----------------+----------------+-----------------+-----------------+----------------+---------------+--------------+
; Name                ; State.FinishedRoom ; State.BottomWallSL ; State.BottomWallFL ; State.BottomRightSL ; State.BottomRightFL ; State.BottomLeftSL ; State.BottomLeftFL ; State.Floor ; State.RightWall ; State.LeftWall ; State.TopWallSL ; State.TopWallFL ; State.TopRight ; State.TopLeft ; State.Halted ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+--------------------+--------------------+-------------+-----------------+----------------+-----------------+-----------------+----------------+---------------+--------------+
; State.Halted        ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 0            ;
; State.TopLeft       ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 1             ; 1            ;
; State.TopRight      ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 1              ; 0             ; 1            ;
; State.TopWallFL     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 1               ; 0              ; 0             ; 1            ;
; State.TopWallSL     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 1               ; 0               ; 0              ; 0             ; 1            ;
; State.LeftWall      ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 1              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.RightWall     ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 1               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.Floor         ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 1           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.BottomLeftFL  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 1                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.BottomLeftSL  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.BottomRightFL ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.BottomRightSL ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.BottomWallFL  ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.BottomWallSL  ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
; State.FinishedRoom  ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                  ; 0                  ; 0           ; 0               ; 0              ; 0               ; 0               ; 0              ; 0             ; 1            ;
+---------------------+--------------------+--------------------+--------------------+---------------------+---------------------+--------------------+--------------------+-------------+-----------------+----------------+-----------------+-----------------+----------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|DrawController:ISDU|State                                                                                                               ;
+----------------------+------------+-----------------+----------------------+---------------+-----------------+------------------+----------------+------------+
; Name                 ; State.Wait ; State.DrawTitle ; State.DrawTransition ; State.DrawHud ; State.DrawEnemy ; State.DrawPlayer ; State.DrawRoom ; State.Stop ;
+----------------------+------------+-----------------+----------------------+---------------+-----------------+------------------+----------------+------------+
; State.Stop           ; 0          ; 0               ; 0                    ; 0             ; 0               ; 0                ; 0              ; 0          ;
; State.DrawRoom       ; 0          ; 0               ; 0                    ; 0             ; 0               ; 0                ; 1              ; 1          ;
; State.DrawPlayer     ; 0          ; 0               ; 0                    ; 0             ; 0               ; 1                ; 0              ; 1          ;
; State.DrawEnemy      ; 0          ; 0               ; 0                    ; 0             ; 1               ; 0                ; 0              ; 1          ;
; State.DrawHud        ; 0          ; 0               ; 0                    ; 1             ; 0               ; 0                ; 0              ; 1          ;
; State.DrawTransition ; 0          ; 0               ; 1                    ; 0             ; 0               ; 0                ; 0              ; 1          ;
; State.DrawTitle      ; 0          ; 1               ; 0                    ; 0             ; 0               ; 0                ; 0              ; 1          ;
; State.Wait           ; 1          ; 0               ; 0                    ; 0             ; 0               ; 0                ; 0              ; 1          ;
+----------------------+------------+-----------------+----------------------+---------------+-----------------+------------------+----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_next                       ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_state                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000         ;
+------------+------------+------------+------------+--------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                  ;
+------------+------------+------------+------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|i_state                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,4..6,8,9,12,14,15,17,23,24,29,31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[1..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[0]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[1]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[2]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[3]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[4]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[5]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[6]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[7]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[8]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[9]~en                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[10]~en                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[11]~en                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[12]~en                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[13]~en                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[14]~en                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; hpi_io_intf:hpi_io_inst|from_sw_data_in[15]~en                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; Player_Controller:PC|Player_Y_Motion[0]                                                                                                                                                                                                                                                                                                                              ; Merged with Player_Controller:PC|Player_X_Motion[0]                                                                                                                                                                                                                                                                                                                              ;
; Player_Controller:PC|Player_Y_Motion[2..6]                                                                                                                                                                                                                                                                                                                           ; Merged with Player_Controller:PC|Player_Y_Motion[7]                                                                                                                                                                                                                                                                                                                              ;
; Player_Controller:PC|Player_X_Motion[3..7]                                                                                                                                                                                                                                                                                                                           ; Merged with Player_Controller:PC|Player_X_Motion[2]                                                                                                                                                                                                                                                                                                                              ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                   ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                      ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                    ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                 ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,3,7,10,11,13,16,18..22,25..28]                                                                                                                                                                              ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                      ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                 ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                    ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                           ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                      ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                   ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                   ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                         ; Merged with lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; Player_Controller:PC|Player_X_Motion[0]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Player_Controller:PC|Player_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Player_Controller:PC|Player_X_Pos[0]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DrawController:ISDU|State.DrawTransition                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Draw_Frame_Buffer:DFB|State~2                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Draw_Frame_Buffer:DFB|State~3                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Draw_Frame_Buffer:DFB|State~5                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Draw_Frame_Buffer:DFB|State~6                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawRoom:DR|State~2                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawRoom:DR|State~3                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawRoom:DR|State~4                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawRoom:DR|State~5                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawRoom:DR|State~6                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawController:ISDU|State~2                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawController:ISDU|State~3                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawController:ISDU|State~4                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawController:ISDU|State~5                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawController:ISDU|State~6                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DrawController:ISDU|State.DrawEnemy                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DrawController:ISDU|State.DrawHud                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[1]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[2]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[3]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[4]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[5]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[6]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[7]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[8]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[9]~en                                                                                                                                                                                                                                                                                                                ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[10]~en                                                                                                                                                                                                                                                                                                               ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[11]~en                                                                                                                                                                                                                                                                                                               ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[12]~en                                                                                                                                                                                                                                                                                                               ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[13]~en                                                                                                                                                                                                                                                                                                               ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[14]~en                                                                                                                                                                                                                                                                                                               ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[15]~en                                                                                                                                                                                                                                                                                                               ; Merged with hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[0]~en                                                                                                                                                                                                                                                                                                                ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 1090                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                    ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                     ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[30]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[29]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[28]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[27]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[26]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[25]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[24]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[23]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[22]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[21]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[20]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[19]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[18]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[17]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[16]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[14]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[13]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[12]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[11]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[10]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[9]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[7]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[5]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[4]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_Reset_s:reset_s|readdata[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                   ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                              ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                   ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                      ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                    ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ; Stuck at GND              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2227  ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 192   ;
; Number of registers using Asynchronous Clear ; 1282  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1159  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                              ; 1       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 217     ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                    ; 32      ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                            ; 10      ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 405     ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                             ; 6       ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                    ; 7       ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                  ; 4       ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                            ; 4       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                   ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                   ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                    ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                    ; 2       ;
; lab7_soc:nios_system|lab7_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                    ; 2       ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                         ; 11      ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                             ; 1       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                     ; 3       ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                            ; 9       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                          ; 1       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                          ; 4       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                             ; 2       ;
; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                             ; 3       ;
; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                      ; 2       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; 1       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                             ; 1       ;
; lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                    ; 2       ;
; lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                         ; 2       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; 1       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 1       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                ;
+-----------------------------------------------------+------------------------------------------------+------+
; Register Name                                       ; Megafunction                                   ; Type ;
+-----------------------------------------------------+------------------------------------------------+------+
; FrameBuffer:FB|data_Out[0..4]                       ; FrameBuffer:FB|mem_rtl_0                       ; RAM  ;
; Draw_Frame_Buffer:DFB|SpriteSheet:ss|data_Out[0..4] ; Draw_Frame_Buffer:DFB|SpriteSheet:ss|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------+------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|VGA_controller:vga_controller_instance|h_counter[3]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |lab8|Player_Controller:PC|Player_Y_Pos[5]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lab8|Draw_Frame_Buffer:DFB|count[0]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab8|DrawRoom:DR|count[5]                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|Player_Controller:PC|period[0]                                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab8|Player_Controller:PC|behavior[0]                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|active_data[17]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|m_data[29]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab8|DrawPlayer:DP|Mux0                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |lab8|Draw_Frame_Buffer:DFB|Selector3                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab8|VGA_controller:vga_controller_instance|v_counter_in[1]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab8|Draw_Frame_Buffer:DFB|Add10                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab8|lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |lab8|Draw_Frame_Buffer:DFB|Add10                                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |lab8|DrawRoom:DR|Selector23                                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab8|DrawRoom:DR|Selector20                                                                                                                                                                                                                                                                                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab8|lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab8|lab7_soc:nios_system|lab7_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab8|DrawRoom:DR|Selector1                                                                                                                                                                                                                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |lab8|DrawRoom:DR|Selector6                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_sdram:sdram ;
+-----------------------------+-------+------+---------------------+
; Assignment                  ; Value ; From ; To                  ;
+-----------------------------+-------+------+---------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0     ;
+-----------------------------+-------+------+---------------------+


+--------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+------------------------------------------+
; Assignment     ; Value ; From ; To                                       ;
+----------------+-------+------+------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                               ;
+----------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------------+
; Assignment        ; Value ; From ; To                                                  ;
+-------------------+-------+------+-----------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]              ;
+-------------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:FB|altsyncram:mem_rtl_0|altsyncram_pql1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0|altsyncram_m271:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------+-------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                        ;
+----------------+-------------------------------+-------------------------------------------------------------+
; INIT_FILE      ; lab7_soc_onchip_memory2_0.hex ; String                                                      ;
+----------------+-------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                              ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                           ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 2                             ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 4                             ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                           ;
; WIDTH_B                            ; 1                             ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                     ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                           ;
; INIT_FILE                          ; lab7_soc_onchip_memory2_0.hex ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 4                             ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_rqg1               ; Untyped                                                           ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                              ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                              ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_002|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_003|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_004|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_005|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_006|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_007|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_008|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_009|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_010|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_011|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_012|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_013|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_014|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_015|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player_Controller:PC ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; Player_X_Center ; 01010100 ; Unsigned Binary                      ;
; Player_Y_Center ; 00110100 ; Unsigned Binary                      ;
; Player_X_Min    ; 00001000 ; Unsigned Binary                      ;
; Player_X_Max    ; 10100000 ; Unsigned Binary                      ;
; Player_Y_Min    ; 00010000 ; Unsigned Binary                      ;
; Player_Y_Max    ; 01011000 ; Unsigned Binary                      ;
; Player_X_Step   ; 00000010 ; Unsigned Binary                      ;
; Player_Y_Step   ; 00000010 ; Unsigned Binary                      ;
; Player_Size     ; 00001000 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FrameBuffer:FB|altsyncram:mem_rtl_0            ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped        ;
; WIDTH_A                            ; 5                                         ; Untyped        ;
; WIDTHAD_A                          ; 15                                        ; Untyped        ;
; NUMWORDS_A                         ; 17472                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 5                                         ; Untyped        ;
; WIDTHAD_B                          ; 15                                        ; Untyped        ;
; NUMWORDS_B                         ; 17472                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_pql1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                     ; Type                      ;
+------------------------------------+-------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                   ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                   ;
; WIDTH_A                            ; 5                                         ; Untyped                   ;
; WIDTHAD_A                          ; 14                                        ; Untyped                   ;
; NUMWORDS_A                         ; 11520                                     ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                   ;
; WIDTH_B                            ; 1                                         ; Untyped                   ;
; WIDTHAD_B                          ; 1                                         ; Untyped                   ;
; NUMWORDS_B                         ; 1                                         ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                   ;
; BYTE_SIZE                          ; 8                                         ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                   ;
; INIT_FILE                          ; db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_m271                           ; Untyped                   ;
+------------------------------------+-------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                            ;
; LPM_WIDTHD             ; 2              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DrawRoom:DR|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Draw_Frame_Buffer:DFB|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 8            ; Untyped               ;
; LPM_WIDTHB                                     ; 8            ; Untyped               ;
; LPM_WIDTHP                                     ; 16           ; Untyped               ;
; LPM_WIDTHR                                     ; 16           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                            ;
; LPM_WIDTHD             ; 2              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 15           ; Untyped                     ;
; LPM_WIDTHB                                     ; 8            ; Untyped                     ;
; LPM_WIDTHP                                     ; 23           ; Untyped                     ;
; LPM_WIDTHR                                     ; 23           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DrawRoom:DR|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                  ;
; Entity Instance            ; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
; Entity Instance            ; lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; FrameBuffer:FB|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 5                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 17472                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 5                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 17472                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 5                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 11520                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 2                                          ;
; Entity Instance                       ; Draw_Frame_Buffer:DFB|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 8                                          ;
;     -- LPM_WIDTHB                     ; 8                                          ;
;     -- LPM_WIDTHP                     ; 16                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                         ;
;     -- LPM_WIDTHB                     ; 8                                          ;
;     -- LPM_WIDTHP                     ; 23                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Draw_Frame_Buffer:DFB" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; Draw_EN ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DrawRoom:DR"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Draw_EN    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x          ; Input  ; Info     ; Stuck at GND                                                                        ;
; y          ; Input  ; Info     ; Stuck at GND                                                                        ;
; defeated   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Draw_FB_EN ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DrawController:ISDU"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; DrawWait ; Input  ; Info     ; Stuck at GND                                                                        ;
; Start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; NextRoom ; Input  ; Info     ; Stuck at GND                                                                        ;
; Draw_EN  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                 ;
+----------------+-------+----------+---------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                            ;
+----------------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_003|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_002|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                            ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_altpll_lqa2:sd1"    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+--------------------------------------+
; Port               ; Type   ; Severity ; Details                              ;
+--------------------+--------+----------+--------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected               ;
; scandataout        ; Output ; Info     ; Explicitly unconnected               ;
; areset             ; Input  ; Info     ; Stuck at GND                         ;
; locked             ; Output ; Info     ; Explicitly unconnected               ;
; phasedone          ; Output ; Info     ; Explicitly unconnected               ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                         ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                         ;
; phasestep          ; Input  ; Info     ; Stuck at GND                         ;
; scanclk            ; Input  ; Info     ; Stuck at GND                         ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                         ;
; scandata           ; Input  ; Info     ; Stuck at GND                         ;
; configupdate       ; Input  ; Info     ; Stuck at GND                         ;
+--------------------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                         ;
+--------+-------+----------+-----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                    ;
+--------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                   ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                         ;
+---------------+--------+----------+-------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                          ;
+---------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic"                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0"                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "lab7_soc:nios_system" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC  ;
+---------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 167                         ;
; cycloneiii_ff         ; 2142                        ;
;     CLR               ; 644                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 607                         ;
;     ENA CLR           ; 449                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 7                           ;
;     ENA SLD           ; 19                          ;
;     SCLR              ; 5                           ;
;     SLD               ; 10                          ;
;     plain             ; 244                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 3388                        ;
;     arith             ; 444                         ;
;         2 data inputs ; 210                         ;
;         3 data inputs ; 234                         ;
;     normal            ; 2944                        ;
;         0 data inputs ; 58                          ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 557                         ;
;         3 data inputs ; 674                         ;
;         4 data inputs ; 1603                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 169                         ;
;                       ;                             ;
; Max LUT depth         ; 28.70                       ;
; Average LUT depth     ; 6.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 29 18:36:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file my_drawroom.sv
    Info (12023): Found entity 1: DrawRoom File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: E:/Quartus/Project/Final/Final/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_ram.sv
    Info (12023): Found entity 1: SpriteSheet File: E:/Quartus/Project/Final/Final/My_ram.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file my_frame_buffer.sv
    Info (12023): Found entity 1: FrameBuffer File: E:/Quartus/Project/Final/Final/My_frame_buffer.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file my_drawplayer.sv
    Info (12023): Found entity 1: DrawPlayer File: E:/Quartus/Project/Final/Final/My_DrawPlayer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_drawenemy.sv
    Info (12023): Found entity 1: DrawEnemy File: E:/Quartus/Project/Final/Final/My_DrawEnemy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_drawcontroller.sv
    Info (12023): Found entity 1: DrawController File: E:/Quartus/Project/Final/Final/My_DrawController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/lab7_soc.v
    Info (12023): Found entity 1: lab7_soc File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab7_soc_irq_mapper File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux_001 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux_001 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux_001 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux_001 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_003_default_decode File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router_003 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_002_default_decode File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router_002 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_001_default_decode File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router_001 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_default_decode File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab7_soc_sysid_qsys_0 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
    Info (12023): Found entity 1: lab7_soc_sdram_pll_dffpipe_l2c File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab7_soc_sdram_pll_stdsync_sv6 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab7_soc_sdram_pll_altpll_lqa2 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab7_soc_sdram_pll File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram.v
    Info (12023): Found entity 1: lab7_soc_sdram_input_efifo_module File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab7_soc_sdram File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v
    Info (12023): Found entity 1: lab7_soc_otg_hpi_data File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: lab7_soc_otg_hpi_cs File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v
    Info (12023): Found entity 1: lab7_soc_otg_hpi_address File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab7_soc_onchip_memory2_0 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_register_bank_a_module File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab7_soc_nios2_gen2_0_cpu_register_bank_b_module File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab7_soc_nios2_gen2_0_cpu_nios2_oci_break File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab7_soc_nios2_gen2_0_cpu_nios2_oci_im File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab7_soc_nios2_gen2_0_cpu_nios2_ocimem File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab7_soc_nios2_gen2_0_cpu_nios2_oci File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab7_soc_nios2_gen2_0_cpu File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_tck File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_test_bench File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_keycode.v
    Info (12023): Found entity 1: lab7_soc_keycode File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab7_soc_jtag_uart_0_sim_scfifo_w File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab7_soc_jtag_uart_0_scfifo_w File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab7_soc_jtag_uart_0_sim_scfifo_r File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab7_soc_jtag_uart_0_scfifo_r File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab7_soc_jtag_uart_0 File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_reset_s.v
    Info (12023): Found entity 1: lab7_soc_Reset_s File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_Reset_s.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: E:/Quartus/Project/Final/Final/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab8.sv
    Info (12023): Found entity 1: lab8 File: E:/Quartus/Project/Final/Final/lab8.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: E:/Quartus/Project/Final/Final/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: E:/Quartus/Project/Final/Final/Color_Mapper.sv Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file ball.sv
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: E:/Quartus/Project/Final/Final/vga_clk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file my_palette.sv
    Info (12023): Found entity 1: Palette File: E:/Quartus/Project/Final/Final/My_Palette.sv Line: 1
Warning (10229): Verilog HDL Expression warning at My_Draw_FB.sv(85): truncated literal to match 7 bits File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file my_draw_fb.sv
    Info (12023): Found entity 1: Draw_Frame_Buffer File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file testbench2.sv
Info (12021): Found 0 design units, including 0 entities, in source file testdp.sv
Info (12021): Found 1 design units, including 1 entities, in source file player_controller.sv
    Info (12023): Found entity 1: Player_Controller File: E:/Quartus/Project/Final/Final/Player_Controller.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_sdram.v(318): conditional expression evaluates to a constant File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_sdram.v(328): conditional expression evaluates to a constant File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_sdram.v(338): conditional expression evaluates to a constant File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab7_soc_sdram.v(682): conditional expression evaluates to a constant File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 682
Info (12127): Elaborating entity "lab8" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab8.sv(50): object "Start_s" assigned a value but never read File: E:/Quartus/Project/Final/Final/lab8.sv Line: 50
Warning (10270): Verilog HDL Case Statement warning at lab8.sv(155): incomplete case statement has no default case item File: E:/Quartus/Project/Final/Final/lab8.sv Line: 155
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 104
Info (12128): Elaborating entity "lab7_soc" for hierarchy "lab7_soc:nios_system" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 129
Info (12128): Elaborating entity "lab7_soc_Reset_s" for hierarchy "lab7_soc:nios_system|lab7_soc_Reset_s:reset_s" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 132
Info (12128): Elaborating entity "lab7_soc_jtag_uart_0" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 145
Info (12128): Elaborating entity "lab7_soc_jtag_uart_0_scfifo_w" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: E:/Quartus/Project/Final/Final/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: E:/Quartus/Project/Final/Final/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: E:/Quartus/Project/Final/Final/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: E:/Quartus/Project/Final/Final/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: E:/Quartus/Project/Final/Final/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: E:/Quartus/Project/Final/Final/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: E:/Quartus/Project/Final/Final/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: E:/Quartus/Project/Final/Final/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "lab7_soc_jtag_uart_0_scfifo_r" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab7_soc:nios_system|lab7_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab7_soc_keycode" for hierarchy "lab7_soc:nios_system|lab7_soc_keycode:keycode" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 156
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 185
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: E:/Quartus/Project/Final/Final/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: E:/Quartus/Project/Final/Final/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" File: e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab7_soc:nios_system|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab7_soc_onchip_memory2_0" for hierarchy "lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 199
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab7_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqg1.tdf
    Info (12023): Found entity 1: altsyncram_rqg1 File: E:/Quartus/Project/Final/Final/db/altsyncram_rqg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqg1" for hierarchy "lab7_soc:nios_system|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqg1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7_soc_otg_hpi_address" for hierarchy "lab7_soc:nios_system|lab7_soc_otg_hpi_address:otg_hpi_address" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 210
Info (12128): Elaborating entity "lab7_soc_otg_hpi_cs" for hierarchy "lab7_soc:nios_system|lab7_soc_otg_hpi_cs:otg_hpi_cs" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 221
Info (12128): Elaborating entity "lab7_soc_otg_hpi_data" for hierarchy "lab7_soc:nios_system|lab7_soc_otg_hpi_data:otg_hpi_data" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 233
Info (12128): Elaborating entity "lab7_soc_sdram" for hierarchy "lab7_soc:nios_system|lab7_soc_sdram:sdram" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 289
Info (12128): Elaborating entity "lab7_soc_sdram_input_efifo_module" for hierarchy "lab7_soc:nios_system|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab7_soc_sdram_pll" for hierarchy "lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 313
Info (12128): Elaborating entity "lab7_soc_sdram_pll_stdsync_sv6" for hierarchy "lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "lab7_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab7_soc_sdram_pll_altpll_lqa2" for hierarchy "lab7_soc:nios_system|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_altpll_lqa2:sd1" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab7_soc_sysid_qsys_0" for hierarchy "lab7_soc:nios_system|lab7_soc_sysid_qsys_0:sysid_qsys_0" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 320
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 415
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1104
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1164
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1228
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1292
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1356
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1420
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1484
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1548
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 1612
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 2141
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 2222
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 2306
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 2347
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 2972
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 3013
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_router" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4029
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router:router|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_router_001" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4045
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_001:router_001|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_router_002" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_002" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4061
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_002:router_002|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_router_003" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_003" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4077
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_router_003:router_003|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4364
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4405
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4422
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4445
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4690
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 4713
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 5036
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 5077
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 5111
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 5242
Info (12128): Elaborating entity "lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab7_soc_irq_mapper" for hierarchy "lab7_soc:nios_system|lab7_soc_irq_mapper:irq_mapper" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 422
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7_soc:nios_system|altera_reset_controller:rst_controller" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 485
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab7_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7_soc:nios_system|altera_reset_controller:rst_controller_001" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 548
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7_soc:nios_system|altera_reset_controller:rst_controller_002" File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v Line: 611
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 133
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: E:/Quartus/Project/Final/Final/vga_clk.v Line: 91
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: E:/Quartus/Project/Final/Final/vga_clk.v Line: 91
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: E:/Quartus/Project/Final/Final/vga_clk.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 136
Info (12128): Elaborating entity "DrawController" for hierarchy "DrawController:ISDU" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 146
Warning (10270): Verilog HDL Case Statement warning at My_DrawController.sv(101): incomplete case statement has no default case item File: E:/Quartus/Project/Final/Final/My_DrawController.sv Line: 101
Info (10264): Verilog HDL Case Statement information at My_DrawController.sv(101): all case item expressions in this case statement are onehot File: E:/Quartus/Project/Final/Final/My_DrawController.sv Line: 101
Info (12128): Elaborating entity "DrawRoom" for hierarchy "DrawRoom:DR" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 180
Warning (10230): Verilog HDL assignment warning at My_DrawRoom.sv(152): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 152
Warning (10230): Verilog HDL assignment warning at My_DrawRoom.sv(160): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 160
Warning (10230): Verilog HDL assignment warning at My_DrawRoom.sv(167): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 167
Warning (10230): Verilog HDL assignment warning at My_DrawRoom.sv(175): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 175
Warning (10230): Verilog HDL assignment warning at My_DrawRoom.sv(183): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 183
Warning (10230): Verilog HDL assignment warning at My_DrawRoom.sv(184): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 184
Warning (10230): Verilog HDL assignment warning at My_DrawRoom.sv(224): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 224
Warning (10230): Verilog HDL assignment warning at My_DrawRoom.sv(232): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 232
Info (12128): Elaborating entity "Player_Controller" for hierarchy "Player_Controller:PC" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 187
Warning (10230): Verilog HDL assignment warning at Player_Controller.sv(114): truncated value with size 32 to match size of target (2) File: E:/Quartus/Project/Final/Final/Player_Controller.sv Line: 114
Warning (10230): Verilog HDL assignment warning at Player_Controller.sv(121): truncated value with size 32 to match size of target (2) File: E:/Quartus/Project/Final/Final/Player_Controller.sv Line: 121
Warning (10230): Verilog HDL assignment warning at Player_Controller.sv(129): truncated value with size 32 to match size of target (2) File: E:/Quartus/Project/Final/Final/Player_Controller.sv Line: 129
Warning (10230): Verilog HDL assignment warning at Player_Controller.sv(137): truncated value with size 32 to match size of target (2) File: E:/Quartus/Project/Final/Final/Player_Controller.sv Line: 137
Warning (10230): Verilog HDL assignment warning at Player_Controller.sv(145): truncated value with size 32 to match size of target (2) File: E:/Quartus/Project/Final/Final/Player_Controller.sv Line: 145
Info (12128): Elaborating entity "DrawPlayer" for hierarchy "DrawPlayer:DP" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 192
Warning (10270): Verilog HDL Case Statement warning at My_DrawPlayer.sv(30): incomplete case statement has no default case item File: E:/Quartus/Project/Final/Final/My_DrawPlayer.sv Line: 30
Info (12128): Elaborating entity "Draw_Frame_Buffer" for hierarchy "Draw_Frame_Buffer:DFB" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 212
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(56): truncated value with size 32 to match size of target (7) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 56
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(106): truncated value with size 32 to match size of target (7) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 106
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(111): truncated value with size 32 to match size of target (7) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 111
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(112): truncated value with size 32 to match size of target (7) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 112
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(122): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 122
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(124): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 124
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(128): truncated value with size 32 to match size of target (7) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 128
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(133): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 133
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(135): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 135
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(137): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 137
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(138): truncated value with size 32 to match size of target (7) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 138
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(139): truncated value with size 32 to match size of target (7) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 139
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(148): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 148
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(149): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 149
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(153): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 153
Warning (10230): Verilog HDL assignment warning at My_Draw_FB.sv(154): truncated value with size 32 to match size of target (8) File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 154
Info (12128): Elaborating entity "SpriteSheet" for hierarchy "Draw_Frame_Buffer:DFB|SpriteSheet:ss" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 29
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(98): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 98
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(99): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 99
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(100): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 100
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(101): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 101
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(102): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 102
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(103): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 103
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(104): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 104
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(105): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 105
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(106): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 106
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(107): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 107
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(108): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 108
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(110): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 110
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(111): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 111
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(112): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 112
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(113): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 113
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(114): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 114
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(115): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 115
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(117): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 117
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(118): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 118
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(119): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 119
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(120): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 120
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(121): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 121
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(122): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 122
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(123): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 123
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(124): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 124
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(125): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 125
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(126): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 126
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(127): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 127
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(130): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 130
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(131): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 131
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(132): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 132
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(133): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 133
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(134): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 134
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(135): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 135
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(136): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 136
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(137): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 137
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(138): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 138
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(139): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 139
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(140): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 140
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(141): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 141
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(142): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 142
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(143): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 143
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(146): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 146
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(147): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 147
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(148): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 148
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(149): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 149
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(150): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 150
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(151): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 151
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(194): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 194
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(195): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 195
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(196): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 196
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(197): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 197
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(198): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 198
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(199): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 199
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(200): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 200
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(201): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 201
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(202): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 202
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(203): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 203
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(204): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 204
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(206): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 206
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(207): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 207
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(208): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 208
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(209): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 209
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(210): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 210
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(211): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 211
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(213): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 213
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(214): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 214
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(215): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 215
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(216): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 216
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(217): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 217
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(218): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 218
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(219): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 219
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(220): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 220
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(221): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 221
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(222): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 222
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(223): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 223
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(226): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 226
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(227): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 227
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(228): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 228
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(229): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 229
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(230): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 230
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(231): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 231
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(232): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 232
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(233): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 233
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(234): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 234
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(235): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 235
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(236): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 236
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(237): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 237
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(238): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 238
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(239): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 239
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(242): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 242
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(243): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 243
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(244): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 244
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(245): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 245
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(246): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 246
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(247): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 247
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(290): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 290
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(291): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 291
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(292): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 292
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(293): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 293
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(294): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 294
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(295): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 295
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(296): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 296
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(297): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 297
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(298): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 298
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(299): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 299
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(300): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 300
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(302): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 302
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(303): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 303
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(304): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 304
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(305): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 305
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(306): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 306
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(307): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 307
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(309): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 309
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(310): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 310
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(311): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 311
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(312): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 312
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(313): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 313
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(314): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 314
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(315): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 315
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(316): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 316
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(317): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 317
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(318): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 318
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(319): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 319
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(322): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 322
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(323): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 323
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(324): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 324
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(325): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 325
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(326): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 326
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(327): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 327
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(328): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 328
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(329): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 329
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(330): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 330
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(331): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 331
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(332): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 332
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(333): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 333
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(334): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 334
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(335): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 335
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(338): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 338
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(339): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 339
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(340): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 340
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(341): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 341
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(342): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 342
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(343): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 343
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(393): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 393
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(394): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 394
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(395): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 395
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(396): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 396
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(398): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 398
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(399): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 399
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(400): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 400
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(418): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 418
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(419): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 419
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(420): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 420
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(421): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 421
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(422): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 422
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(423): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 423
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(424): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 424
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(425): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 425
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(426): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 426
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(427): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 427
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(428): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 428
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(429): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 429
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(430): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 430
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(431): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 431
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(434): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 434
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(435): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 435
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(436): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 436
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(437): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 437
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(438): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 438
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(439): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 439
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(482): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 482
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(483): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 483
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(484): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 484
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(485): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 485
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(486): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 486
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(487): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 487
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(498): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 498
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(499): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 499
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(500): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 500
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(501): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 501
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(502): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 502
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(503): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 503
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(506): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 506
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(507): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 507
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(508): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 508
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(509): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 509
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(510): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 510
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(511): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 511
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(578): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 578
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(579): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 579
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(580): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 580
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(581): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 581
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(582): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 582
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(583): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 583
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(585): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 585
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(587): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 587
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(588): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 588
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(589): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 589
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(591): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 591
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(592): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 592
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(594): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 594
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(595): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 595
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(596): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 596
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(597): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 597
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(598): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 598
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(599): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 599
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(602): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 602
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(603): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 603
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(604): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 604
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(605): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 605
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(606): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 606
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(607): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 607
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(610): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 610
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(611): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 611
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(612): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 612
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(613): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 613
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(615): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 615
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(616): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 616
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(617): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 617
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(619): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 619
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(620): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 620
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(621): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 621
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(623): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 623
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(626): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 626
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(627): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 627
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(628): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 628
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(630): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 630
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(631): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 631
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(674): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 674
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(675): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 675
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(676): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 676
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(677): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 677
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(678): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 678
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(679): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 679
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(690): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 690
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(691): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 691
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(692): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 692
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(693): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 693
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(694): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 694
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(695): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 695
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(698): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 698
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(699): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 699
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(700): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 700
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(701): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 701
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(702): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 702
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(703): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 703
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(777): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 777
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(778): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 778
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(779): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 779
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(781): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 781
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(782): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 782
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(783): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 783
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(802): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 802
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(803): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 803
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(805): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 805
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(806): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 806
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(807): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 807
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(809): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 809
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(810): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 810
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(811): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 811
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(813): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 813
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(814): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 814
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(815): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 815
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(818): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 818
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(819): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 819
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(821): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 821
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(822): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 822
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(823): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 823
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(866): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 866
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(867): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 867
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(868): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 868
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(869): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 869
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(870): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 870
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(871): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 871
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(962): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 962
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(963): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 963
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(964): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 964
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(965): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 965
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(966): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 966
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(967): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 967
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(969): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 969
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(971): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 971
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(972): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 972
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(973): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 973
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(975): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 975
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(976): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 976
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(994): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 994
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(995): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 995
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(996): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 996
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(997): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 997
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(999): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 999
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1000): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1000
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1001): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1001
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1003): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1003
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1004): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1004
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1005): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1005
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1007): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1007
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1010): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1010
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1011): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1011
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1012): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1012
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1014): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1014
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1015): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1015
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1058): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1058
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1059): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1059
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1060): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1060
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1061): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1061
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1062): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1062
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1063): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1063
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1161): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1161
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1162): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1162
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1163): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1163
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1165): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1165
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1166): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1166
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1167): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1167
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1186): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1186
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1187): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1187
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1189): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1189
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1190): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1190
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1191): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1191
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1193): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1193
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1194): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1194
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1195): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1195
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1197): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1197
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1198): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1198
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1199): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1199
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1202): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1202
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1203): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1203
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1205): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1205
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1206): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1206
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1207): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1207
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1250): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1250
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1251): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1251
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1252): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1252
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1253): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1253
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1254): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1254
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1255): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1255
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1346): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1346
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1347): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1347
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1348): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1348
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1349): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1349
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1350): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1350
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1351): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1351
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1353): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1353
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1355): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1355
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1356): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1356
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1357): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1357
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1359): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1359
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1360): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1360
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1378): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1378
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1379): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1379
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1380): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1380
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1381): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1381
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1383): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1383
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1384): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1384
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1385): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1385
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1387): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1387
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1388): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1388
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1389): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1389
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1391): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1391
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1394): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1394
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1395): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1395
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1396): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1396
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1398): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1398
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1399): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1399
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1442): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1442
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1443): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1443
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1444): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1444
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1445): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1445
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1446): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1446
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1447): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1447
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1553): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1553
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1554): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1554
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1555): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1555
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1556): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1556
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1557): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1557
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1558): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1558
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1559): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1559
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1560): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1560
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1561): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1561
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1562): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1562
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1563): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1563
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1564): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1564
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1565): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1565
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1566): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1566
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1567): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1567
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1568): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1568
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1569): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1569
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1570): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1570
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1571): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1571
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1572): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1572
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1573): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1573
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1574): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1574
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1575): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1575
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1576): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1576
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1581): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1581
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1582): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1582
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1583): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1583
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1584): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1584
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1585): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1585
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1586): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1586
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1587): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1587
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1588): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1588
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1589): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1589
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1590): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1590
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1591): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1591
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1592): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1592
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1649): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1649
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1650): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1650
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1651): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1651
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1652): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1652
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1653): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1653
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1654): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1654
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1655): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1655
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1656): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1656
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1657): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1657
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1658): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1658
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1659): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1659
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1660): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1660
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1661): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1661
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1662): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1662
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1663): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1663
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1664): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1664
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1665): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1665
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1666): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1666
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1667): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1667
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1668): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1668
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1669): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1669
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1670): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1670
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1671): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1671
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1672): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1672
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1676): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1676
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1677): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1677
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1678): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1678
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1679): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1679
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1680): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1680
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1681): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1681
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1682): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1682
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1683): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1683
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1684): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1684
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1685): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1685
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1686): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1686
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1687): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1687
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1688): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1688
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1745): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1745
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1746): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1746
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1747): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1747
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1748): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1748
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1749): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1749
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1750): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1750
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1751): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1751
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1752): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1752
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1753): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1753
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1754): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1754
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1755): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1755
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1756): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1756
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1757): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1757
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1758): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1758
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1759): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1759
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1760): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1760
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1761): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1761
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1762): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1762
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1763): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1763
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1764): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1764
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1765): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1765
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1766): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1766
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1767): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1767
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1768): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1768
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1772): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1772
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1773): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1773
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1774): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1774
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1775): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1775
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1776): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1776
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1777): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1777
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1778): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1778
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1779): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1779
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1780): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1780
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1781): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1781
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1782): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1782
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1783): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1783
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1841): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1841
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1842): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1842
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1843): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1843
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1844): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1844
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1845): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1845
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1846): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1846
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1847): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1847
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1848): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1848
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1849): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1849
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1850): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1850
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1851): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1851
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1852): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1852
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1853): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1853
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1854): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1854
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1855): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1855
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1856): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1856
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1857): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1857
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1858): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1858
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1859): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1859
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1860): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1860
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1861): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1861
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1862): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1862
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1863): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1863
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1864): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1864
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1866): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1866
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1867): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1867
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1868): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1868
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1869): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1869
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1870): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1870
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1871): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1871
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1872): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1872
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1873): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1873
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1874): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1874
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1875): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1875
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1876): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1876
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1877): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1877
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1878): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1878
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1937): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1937
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1938): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1938
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1939): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1939
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1940): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1940
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1941): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1941
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1942): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1942
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1943): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1943
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1944): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1944
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1945): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1945
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1946): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1946
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1947): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1947
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1948): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1948
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1949): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1949
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1950): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1950
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1951): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1951
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1952): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1952
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1953): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1953
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1954): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1954
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1955): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1955
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1956): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1956
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1957): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1957
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1958): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1958
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1959): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1959
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1960): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1960
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1962): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1962
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1963): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1963
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1964): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1964
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1965): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1965
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1966): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1966
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1967): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1967
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1968): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1968
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1969): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1969
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1970): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1970
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1971): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1971
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1972): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1972
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1973): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1973
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(1974): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 1974
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2033): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2033
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2034): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2034
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2035): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2035
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2036): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2036
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2037): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2037
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2038): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2038
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2039): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2039
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2040): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2040
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2041): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2041
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2042): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2042
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2043): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2043
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2044): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2044
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2045): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2045
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2046): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2046
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2047): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2047
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2048): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2048
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2049): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2049
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2050): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2050
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2051): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2051
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2052): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2052
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2053): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2053
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2054): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2054
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2055): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2055
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2056): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2056
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2057): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2057
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2058): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2058
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2059): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2059
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2060): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2060
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2061): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2061
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2062): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2062
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2063): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2063
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2064): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2064
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2065): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2065
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2066): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2066
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2067): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2067
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2068): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2068
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2069): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2069
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2070): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2070
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2129): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2129
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2130): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2130
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2131): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2131
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2132): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2132
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2133): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2133
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2134): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2134
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2135): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2135
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2136): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2136
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2137): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2137
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2138): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2138
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2139): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2139
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2140): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2140
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2141): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2141
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2142): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2142
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2143): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2143
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2144): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2144
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2145): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2145
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2146): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2146
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2147): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2147
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2148): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2148
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2149): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2149
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2150): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2150
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2151): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2151
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2152): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2152
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2153): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2153
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2154): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2154
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2155): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2155
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2156): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2156
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2157): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2157
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2158): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2158
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2159): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2159
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2160): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2160
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2161): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2161
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2162): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2162
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2163): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2163
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2164): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2164
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2165): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2165
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2225): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2225
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2226): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2226
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2227): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2227
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2228): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2228
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2229): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2229
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2230): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2230
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2231): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2231
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2232): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2232
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2233): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2233
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2234): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2234
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2235): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2235
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2236): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2236
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2237): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2237
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2238): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2238
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2239): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2239
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2240): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2240
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2241): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2241
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2242): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2242
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2243): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2243
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2244): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2244
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2245): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2245
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2246): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2246
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2247): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2247
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2248): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2248
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2249): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2249
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2250): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2250
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2251): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2251
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2252): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2252
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2253): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2253
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2254): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2254
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2255): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2255
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2256): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2256
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2257): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2257
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2258): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2258
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2259): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2259
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2329): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2329
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2330): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2330
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2331): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2331
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2332): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2332
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2333): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2333
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2334): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2334
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2335): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2335
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2336): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2336
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2337): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2337
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2338): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2338
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2339): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2339
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2340): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2340
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2341): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2341
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2342): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2342
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2343): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2343
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2344): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2344
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2345): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2345
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2346): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2346
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2347): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2347
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2348): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2348
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2349): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2349
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2350): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2350
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2351): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2351
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2352): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2352
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2353): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2353
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2354): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2354
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2355): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2355
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2356): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2356
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2357): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2357
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2358): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2358
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2401): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2401
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2402): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2402
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2403): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2403
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2405): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2405
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2406): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2406
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2407): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2407
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2408): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2408
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2409): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2409
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2410): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2410
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2411): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2411
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2412): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2412
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2413): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2413
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2414): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2414
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2415): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2415
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2416): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2416
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2417): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2417
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2418): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2418
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2419): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2419
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2420): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2420
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2422): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2422
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2423): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2423
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2424): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2424
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2425): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2425
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2426): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2426
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2427): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2427
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2428): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2428
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2429): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2429
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2430): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2430
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2431): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2431
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2432): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2432
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2433): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2433
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2434): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2434
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2435): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2435
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2436): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2436
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2437): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2437
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2438): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2438
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2439): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2439
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2440): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2440
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2441): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2441
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2442): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2442
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2443): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2443
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2444): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2444
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2445): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2445
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2446): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2446
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2447): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2447
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2448): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2448
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2449): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2449
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2450): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2450
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2451): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2451
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2452): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2452
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2453): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2453
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2454): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2454
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2455): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2455
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2497): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2497
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2498): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2498
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2499): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2499
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2501): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2501
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2502): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2502
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2503): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2503
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2504): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2504
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2505): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2505
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2506): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2506
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2507): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2507
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2508): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2508
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2509): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2509
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2510): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2510
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2511): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2511
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2512): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2512
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2513): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2513
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2514): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2514
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2515): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2515
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2516): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2516
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2518): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2518
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2519): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2519
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2520): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2520
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2521): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2521
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2522): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2522
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2523): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2523
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2524): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2524
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2525): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2525
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2526): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2526
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2527): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2527
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2528): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2528
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2529): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2529
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2530): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2530
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2531): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2531
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2533): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2533
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2534): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2534
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2535): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2535
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2536): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2536
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2537): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2537
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2538): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2538
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2539): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2539
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2540): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2540
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2541): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2541
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2542): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2542
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2543): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2543
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2544): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2544
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2545): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2545
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2546): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2546
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2547): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2547
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2548): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2548
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2549): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2549
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2550): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2550
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2551): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2551
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2552): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2552
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2593): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2593
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2594): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2594
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2595): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2595
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2597): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2597
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2598): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2598
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2599): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2599
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2600): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2600
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2601): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2601
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2602): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2602
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2603): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2603
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2604): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2604
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2605): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2605
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2606): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2606
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2607): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2607
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2608): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2608
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2609): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2609
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2610): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2610
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2611): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2611
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2612): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2612
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2614): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2614
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2615): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2615
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2616): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2616
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2617): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2617
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2618): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2618
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2619): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2619
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2620): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2620
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2621): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2621
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2622): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2622
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2623): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2623
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2624): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2624
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2625): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2625
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2626): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2626
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2631): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2631
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2632): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2632
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2633): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2633
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2634): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2634
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2635): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2635
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2636): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2636
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2637): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2637
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2638): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2638
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2639): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2639
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2640): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2640
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2641): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2641
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2642): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2642
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2643): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2643
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2644): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2644
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2645): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2645
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2646): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2646
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2647): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2647
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2648): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2648
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2689): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2689
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2690): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2690
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2691): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2691
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2693): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2693
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2694): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2694
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2695): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2695
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2696): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2696
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2697): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2697
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2698): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2698
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2699): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2699
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2700): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2700
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2701): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2701
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2702): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2702
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2703): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2703
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2704): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2704
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2705): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2705
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2706): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2706
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2707): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2707
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2708): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2708
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2710): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2710
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2711): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2711
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2712): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2712
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2713): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2713
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2714): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2714
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2715): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2715
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2716): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2716
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2717): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2717
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2718): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2718
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2719): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2719
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2720): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2720
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2721): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2721
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2722): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2722
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2723): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2723
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2726): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2726
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2727): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2727
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2728): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2728
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2729): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2729
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2730): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2730
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2731): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2731
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2732): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2732
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2733): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2733
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2734): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2734
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2735): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2735
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2736): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2736
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2737): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2737
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2738): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2738
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2739): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2739
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2740): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2740
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2741): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2741
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2742): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2742
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2743): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2743
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2744): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2744
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2789): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2789
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2790): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2790
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2791): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2791
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2792): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2792
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2793): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2793
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2794): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2794
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2795): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2795
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2796): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2796
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2797): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2797
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2798): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2798
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2799): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2799
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2800): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2800
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2801): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2801
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2802): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2802
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2803): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2803
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2804): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2804
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2809): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2809
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2810): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2810
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2811): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2811
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2812): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2812
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2813): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2813
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2814): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2814
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2815): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2815
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2816): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2816
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2817): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2817
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2818): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2818
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2819): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2819
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2820): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2820
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2822): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2822
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2823): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2823
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2824): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2824
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2825): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2825
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2826): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2826
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2827): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2827
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2828): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2828
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2829): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2829
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2830): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2830
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2831): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2831
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2832): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2832
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2833): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2833
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2834): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2834
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2835): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2835
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2836): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2836
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2837): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2837
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2838): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2838
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2839): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2839
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2840): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2840
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2881): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2881
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2883): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2883
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2885): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2885
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2886): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2886
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2887): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2887
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2888): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2888
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2889): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2889
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2890): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2890
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2891): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2891
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2892): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2892
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2893): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2893
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2894): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2894
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2895): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2895
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2896): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2896
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2897): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2897
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2898): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2898
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2899): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2899
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2900): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2900
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2902): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2902
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2903): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2903
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2905): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2905
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2906): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2906
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2907): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2907
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2908): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2908
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2909): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2909
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2910): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2910
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2911): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2911
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2912): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2912
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2913): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2913
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2914): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2914
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2915): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2915
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2916): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2916
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2917): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2917
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2918): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2918
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2919): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2919
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2920): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2920
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2921): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2921
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2922): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2922
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2923): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2923
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2924): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2924
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2925): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2925
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2926): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2926
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2927): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2927
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2928): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2928
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2929): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2929
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2930): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2930
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2931): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2931
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2932): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2932
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2933): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2933
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2934): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2934
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2935): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2935
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(2936): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 2936
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3001): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3001
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3002): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3002
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3003): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3003
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3004): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3004
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3005): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3005
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3006): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3006
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3007): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3007
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3008): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3008
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3009): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3009
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3010): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3010
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3011): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3011
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3012): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3012
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3013): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3013
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3014): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3014
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3015): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3015
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3016): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3016
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3017): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3017
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3018): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3018
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3019): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3019
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3020): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3020
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3021): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3021
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3022): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3022
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3023): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3023
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3024): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3024
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3025): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3025
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3026): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3026
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3027): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3027
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3028): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3028
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3029): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3029
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3030): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3030
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3031): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3031
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3032): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3032
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3073): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3073
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3074): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3074
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3075): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3075
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3077): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3077
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3078): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3078
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3079): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3079
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3081): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3081
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3082): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3082
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3083): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3083
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3084): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3084
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3085): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3085
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3086): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3086
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3087): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3087
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3088): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3088
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3090): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3090
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3091): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3091
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3092): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3092
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3094): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3094
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3095): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3095
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3097): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3097
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3098): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3098
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3099): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3099
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3100): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3100
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3101): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3101
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3102): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3102
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3103): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3103
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3104): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3104
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3105): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3105
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3106): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3106
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3107): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3107
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3108): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3108
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3109): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3109
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3110): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3110
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3111): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3111
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3112): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3112
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3113): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3113
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3114): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3114
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3115): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3115
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3116): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3116
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3117): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3117
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3118): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3118
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3119): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3119
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3120): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3120
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3125): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3125
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3126): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3126
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3127): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3127
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3128): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3128
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3173): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3173
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3174): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3174
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3175): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3175
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3186): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3186
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3187): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3187
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3188): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3188
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3193): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3193
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3194): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3194
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3195): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3195
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3196): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3196
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3197): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3197
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3198): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3198
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3199): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3199
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3200): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3200
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3201): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3201
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3202): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3202
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3203): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3203
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3204): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3204
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3205): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3205
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3206): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3206
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3207): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3207
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3208): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3208
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3209): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3209
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3210): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3210
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3211): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3211
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3212): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3212
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3213): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3213
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3214): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3214
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3215): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3215
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3216): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3216
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3221): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3221
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3222): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3222
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3223): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3223
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3224): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3224
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3265): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3265
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3267): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3267
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3269): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3269
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3270): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3270
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3271): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3271
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3273): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3273
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3274): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3274
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3282): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3282
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3283): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3283
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3284): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3284
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3286): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3286
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3288): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3288
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3289): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3289
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3290): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3290
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3291): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3291
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3292): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3292
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3293): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3293
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3294): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3294
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3295): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3295
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3296): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3296
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3297): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3297
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3298): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3298
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3299): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3299
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3300): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3300
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3301): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3301
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3302): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3302
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3303): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3303
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3304): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3304
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3305): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3305
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3306): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3306
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3307): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3307
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3308): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3308
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3309): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3309
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3310): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3310
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3311): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3311
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3312): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3312
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3317): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3317
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3318): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3318
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3319): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3319
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3320): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3320
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3365): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3365
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3366): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3366
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3367): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3367
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3375): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3375
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3378): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3378
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3379): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3379
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3380): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3380
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3385): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3385
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3386): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3386
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3387): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3387
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3388): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3388
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3389): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3389
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3390): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3390
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3391): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3391
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3392): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3392
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3393): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3393
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3394): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3394
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3395): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3395
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3396): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3396
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3397): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3397
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3398): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3398
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3399): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3399
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3400): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3400
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3401): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3401
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3402): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3402
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3403): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3403
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3404): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3404
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3405): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3405
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3406): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3406
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3407): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3407
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3408): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3408
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3413): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3413
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3414): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3414
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3415): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3415
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3416): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3416
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3457): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3457
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3458): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3458
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3459): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3459
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3461): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3461
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3462): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3462
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3463): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3463
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3470): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3470
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3472): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3472
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3474): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3474
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3475): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3475
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3476): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3476
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3478): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3478
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3479): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3479
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3481): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3481
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3482): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3482
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3483): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3483
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3484): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3484
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3485): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3485
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3486): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3486
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3487): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3487
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3488): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3488
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3490): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3490
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3491): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3491
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3492): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3492
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3493): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3493
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3494): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3494
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3495): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3495
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3496): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3496
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3497): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3497
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3498): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3498
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3499): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3499
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3500): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3500
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3501): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3501
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3502): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3502
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3503): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3503
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3504): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3504
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3505): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3505
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3506): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3506
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3507): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3507
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3508): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3508
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3509): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3509
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3510): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3510
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3511): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3511
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3512): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3512
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3557): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3557
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3558): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3558
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3559): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3559
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3561): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3561
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3562): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3562
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3567): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3567
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3570): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3570
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3571): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3571
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3572): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3572
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3577): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3577
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3578): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3578
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3579): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3579
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3580): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3580
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3581): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3581
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3582): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3582
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3583): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3583
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3584): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3584
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3587): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3587
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3588): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3588
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3589): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3589
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3590): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3590
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3591): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3591
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3592): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3592
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3593): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3593
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3594): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3594
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3595): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3595
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3596): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3596
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3597): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3597
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3598): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3598
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3599): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3599
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3600): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3600
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3601): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3601
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3602): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3602
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3603): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3603
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3604): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3604
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3605): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3605
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3606): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3606
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3607): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3607
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3608): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3608
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3649): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3649
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3651): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3651
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3653): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3653
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3654): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3654
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3655): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3655
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3666): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3666
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3667): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3667
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3668): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3668
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3670): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3670
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3672): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3672
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3673): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3673
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3674): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3674
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3675): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3675
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3676): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3676
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3677): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3677
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3678): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3678
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3679): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3679
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3680): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3680
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3684): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3684
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3685): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3685
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3686): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3686
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3687): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3687
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3688): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3688
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3689): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3689
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3690): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3690
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3691): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3691
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3692): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3692
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3693): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3693
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3694): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3694
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3695): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3695
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3696): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3696
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3697): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3697
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3698): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3698
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3699): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3699
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3700): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3700
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3701): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3701
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3702): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3702
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3703): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3703
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3704): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3704
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3753): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3753
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3754): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3754
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3755): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3755
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3756): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3756
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3757): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3757
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3758): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3758
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3759): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3759
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3760): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3760
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3769): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3769
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3770): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3770
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3771): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3771
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3772): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3772
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3773): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3773
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3774): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3774
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3775): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3775
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3776): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3776
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3780): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3780
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3781): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3781
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3782): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3782
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3783): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3783
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3784): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3784
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3785): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3785
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3786): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3786
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3787): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3787
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3788): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3788
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3789): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3789
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3790): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3790
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3791): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3791
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3792): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3792
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3793): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3793
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3794): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3794
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3795): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3795
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3796): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3796
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3797): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3797
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3798): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3798
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3799): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3799
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(3800): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 3800
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7015): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7015
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7063): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7063
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7064): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7064
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7111): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7111
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7159): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7159
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7160): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7160
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7207): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7207
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7303): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7303
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7412): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7412
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7413): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7413
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7414): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7414
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7463): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7463
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7495): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7495
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7559): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7559
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7560): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7560
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7611): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7611
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7612): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7612
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7623): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7623
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7718): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7718
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7753): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7753
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7765): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7765
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7849): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7849
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7850): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7850
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7946): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7946
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7947): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7947
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7948): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7948
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(7949): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 7949
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8166): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8166
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8213): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8213
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8214): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8214
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8262): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8262
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8309): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8309
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8310): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8310
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8358): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8358
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8454): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8454
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8559): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8559
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8560): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8560
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8561): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8561
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8606): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8606
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8646): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8646
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8701): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8701
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8702): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8702
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8769): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8769
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8770): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8770
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8782): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8782
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8879): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8879
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8916): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8916
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(8928): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 8928
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9011): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9011
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9012): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9012
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9104): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9104
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9105): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9105
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9106): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9106
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9107): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9107
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9290): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9290
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9291): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9291
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9292): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9292
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9293): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9293
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9319): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9319
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9367): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9367
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9368): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9368
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9385): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9385
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9386): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9386
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9415): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9415
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9463): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9463
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9464): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9464
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9481): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9481
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9493): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9493
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9511): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9511
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9607): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9607
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9671): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9671
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9672): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9672
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9716): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9716
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9717): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9717
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9718): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9718
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9767): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9767
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(9799): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 9799
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10448): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10448
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10449): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10449
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10450): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10450
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10451): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10451
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10470): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10470
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10517): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10517
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10518): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10518
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10547): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10547
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10548): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10548
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10566): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10566
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10613): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10613
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10614): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10614
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10644): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10644
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10656): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10656
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10662): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10662
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10758): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10758
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10813): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10813
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10814): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10814
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10863): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10863
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10864): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10864
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10865): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10865
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10910): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10910
Warning (10230): Verilog HDL assignment warning at CompleteSpriteSheet.txt(10950): truncated value with size 8 to match size of target (5) File: E:/Quartus/Project/Final/Final/sprite_bytes/CompleteSpriteSheet.txt Line: 10950
Warning (10030): Net "mem.data_a" at My_ram.sv(16) has no driver or initial value, using a default initial value '0' File: E:/Quartus/Project/Final/Final/My_ram.sv Line: 16
Warning (10030): Net "mem.waddr_a" at My_ram.sv(16) has no driver or initial value, using a default initial value '0' File: E:/Quartus/Project/Final/Final/My_ram.sv Line: 16
Warning (10030): Net "mem.we_a" at My_ram.sv(16) has no driver or initial value, using a default initial value '0' File: E:/Quartus/Project/Final/Final/My_ram.sv Line: 16
Info (12128): Elaborating entity "FrameBuffer" for hierarchy "FrameBuffer:FB" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 216
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 218
Info (12128): Elaborating entity "Palette" for hierarchy "Palette:PL" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 220
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 249
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.04.29.18:37:36 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Quartus/Project/Final/Final/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Quartus/Project/Final/Final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[0]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[1]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[2]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[3]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[4]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[5]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[6]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[7]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[8]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[9]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[10]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[11]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[12]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[13]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[14]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
    Warning (13049): Converted tri-state buffer "hpi_io_intf:hpi_io_inst|from_sw_data_in[15]" feeding internal logic into a wire File: E:/Quartus/Project/Final/Final/hpi_io_intf.sv Line: 17
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab7_soc:nios_system|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FrameBuffer:FB|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 17472
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 17472
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Draw_Frame_Buffer:DFB|SpriteSheet:ss|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 11520
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Draw_Frame_Buffer:DFB|Mod4" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 153
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_instance|Div0" File: E:/Quartus/Project/Final/Final/Color_Mapper.sv Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Draw_Frame_Buffer:DFB|Mod0" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Draw_Frame_Buffer:DFB|Div4" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Draw_Frame_Buffer:DFB|Div2" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 137
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DrawRoom:DR|Div0" File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 183
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Draw_Frame_Buffer:DFB|Mult0" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_instance|Div1" File: E:/Quartus/Project/Final/Final/Color_Mapper.sv Line: 42
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult0" File: E:/Quartus/Project/Final/Final/Color_Mapper.sv Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DrawRoom:DR|Mod0" File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 184
Info (12130): Elaborated megafunction instantiation "FrameBuffer:FB|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FrameBuffer:FB|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "17472"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "17472"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_FrameBuffer_4e20c4e1.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pql1.tdf
    Info (12023): Found entity 1: altsyncram_pql1 File: E:/Quartus/Project/Final/Final/db/altsyncram_pql1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: E:/Quartus/Project/Final/Final/db/decode_lsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2nb.tdf
    Info (12023): Found entity 1: mux_2nb File: E:/Quartus/Project/Final/Final/db/mux_2nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Draw_Frame_Buffer:DFB|SpriteSheet:ss|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "11520"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_SpriteSheet_3061a2e1.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m271.tdf
    Info (12023): Found entity 1: altsyncram_m271 File: E:/Quartus/Project/Final/Final/db/altsyncram_m271.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: E:/Quartus/Project/Final/Final/db/decode_c8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: E:/Quartus/Project/Final/Final/db/mux_0nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_divide:Mod4" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 153
Info (12133): Instantiated megafunction "Draw_Frame_Buffer:DFB|lpm_divide:Mod4" with the following parameter: File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 153
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: E:/Quartus/Project/Final/Final/db/lpm_divide_3bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: E:/Quartus/Project/Final/Final/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: E:/Quartus/Project/Final/Final/db/alt_u_div_47f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/Quartus/Project/Final/Final/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/Quartus/Project/Final/Final/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_divide:Div0" File: E:/Quartus/Project/Final/Final/Color_Mapper.sv Line: 42
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_divide:Div0" with the following parameter: File: E:/Quartus/Project/Final/Final/Color_Mapper.sv Line: 42
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: E:/Quartus/Project/Final/Final/db/lpm_divide_vim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: E:/Quartus/Project/Final/Final/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: E:/Quartus/Project/Final/Final/db/alt_u_div_27f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_divide:Mod0" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 111
Info (12133): Instantiated megafunction "Draw_Frame_Buffer:DFB|lpm_divide:Mod0" with the following parameter: File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 111
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: E:/Quartus/Project/Final/Final/db/lpm_divide_l9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: E:/Quartus/Project/Final/Final/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: E:/Quartus/Project/Final/Final/db/alt_u_div_84f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_divide:Div4" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 154
Info (12133): Instantiated megafunction "Draw_Frame_Buffer:DFB|lpm_divide:Div4" with the following parameter: File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 154
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: E:/Quartus/Project/Final/Final/db/lpm_divide_0jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_divide:Div2" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 137
Info (12133): Instantiated megafunction "Draw_Frame_Buffer:DFB|lpm_divide:Div2" with the following parameter: File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 137
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: E:/Quartus/Project/Final/Final/db/lpm_divide_ihm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "DrawRoom:DR|lpm_divide:Div0" File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 183
Info (12133): Instantiated megafunction "DrawRoom:DR|lpm_divide:Div0" with the following parameter: File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 183
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf
    Info (12023): Found entity 1: lpm_divide_khm File: E:/Quartus/Project/Final/Final/db/lpm_divide_khm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: E:/Quartus/Project/Final/Final/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: E:/Quartus/Project/Final/Final/db/alt_u_div_c4f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0" File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 26
Info (12133): Instantiated megafunction "Draw_Frame_Buffer:DFB|lpm_mult:Mult0" with the following parameter: File: E:/Quartus/Project/Final/Final/My_Draw_FB.sv Line: 26
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: E:/Quartus/Project/Final/Final/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Draw_Frame_Buffer:DFB|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: E:/Quartus/Project/Final/Final/Color_Mapper.sv Line: 42
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult0" with the following parameter: File: E:/Quartus/Project/Final/Final/Color_Mapper.sv Line: 42
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh File: E:/Quartus/Project/Final/Final/db/add_sub_pgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "DrawRoom:DR|lpm_divide:Mod0" File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 184
Info (12133): Instantiated megafunction "DrawRoom:DR|lpm_divide:Mod0" with the following parameter: File: E:/Quartus/Project/Final/Final/My_DrawRoom.sv Line: 184
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf
    Info (12023): Found entity 1: lpm_divide_n9m File: E:/Quartus/Project/Final/Final/db/lpm_divide_n9m.tdf Line: 24
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: E:/Quartus/Project/Final/Final/lab8.sv Line: 24
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: E:/Quartus/Project/Final/Final/lab8.sv Line: 44
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 137 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file E:/Quartus/Project/Final/Final/lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 17
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 17
    Warning (15610): No output dependent on input pin "OTG_INT" File: E:/Quartus/Project/Final/Final/lab8.sv Line: 36
Info (21057): Implemented 5008 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 4704 logic cells
    Info (21064): Implemented 169 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1543 warnings
    Info: Peak virtual memory: 868 megabytes
    Info: Processing ended: Wed Apr 29 18:38:31 2020
    Info: Elapsed time: 00:01:53
    Info: Total CPU time (on all processors): 00:03:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Quartus/Project/Final/Final/lab8.map.smsg.


