[0m[[0m[0minfo[0m] [0m[0mLoading settings from plugins.sbt ...[0m
[0m[[0m[0minfo[0m] [0m[0mLoading project definition from /home/rjridle/risc-v-chisel/MyChiselProject/project[0m
[0m[[0m[0minfo[0m] [0m[0mLoading settings from build.sbt ...[0m
[0m[[0m[0minfo[0m] [0m[0mSet current project to RISCV_Single_Cycle (in build file:/home/rjridle/risc-v-chisel/MyChiselProject/)[0m
[0m[[0m[0minfo[0m] [0m[0mCompiling 1 Scala source to /home/rjridle/risc-v-chisel/MyChiselProject/target/scala-2.11/classes ...[0m
[0m[[0m[33mwarn[0m] [0m[0mthere were 381 feature warnings; re-run with -feature for details[0m
[0m[[0m[33mwarn[0m] [0m[0mone warning found[0m
[0m[[0m[0minfo[0m] [0m[0mDone compiling.[0m
[0m[[0m[0minfo[0m] [0m[0mPackaging /home/rjridle/risc-v-chisel/MyChiselProject/target/scala-2.11/riscv_single_cycle_2.11-3.1.1.jar ...[0m
[0m[[0m[0minfo[0m] [0m[0mDone packaging.[0m
[0m[[0m[0minfo[0m] [0m[0mRunning riscvSingle.top [0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.932] Done elaborating.
Total FIRRTL Compile Time: 870.2 ms
Total FIRRTL Compile Time: 385.0 ms
file loaded in 0.658162947 seconds, 615 symbols, 449 statements
[[35minfo[0m] [0.002] SEED 1598373569768
[[35minfo[0m] [0.002] **********STARTING riscvSingleTest*******
[[35minfo[0m] [0.003] CYCLE: 1
[[35minfo[0m] [0.003] STARTING NEXT CYCLE: 1
[[35minfo[0m] [0.003] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b0
|  regReadAddress2 : b100
|  regWriteAddress : b1
|  regWriteData    : 0x4
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 0
| rf(3) = 0
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.008] STARTING NEXT CYCLE: 2
[[35minfo[0m] [0.008] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b0
|  regReadAddress2 : b10
|  regWriteAddress : b10
|  regWriteData    : 0x2
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 0
| rf(3) = 0
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.012] STARTING NEXT CYCLE: 3
[[35minfo[0m] [0.012] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b1
|  regReadAddress2 : b10
|  regWriteAddress : b100
|  regWriteData    : 0x0
|  regReadData1    : 0x4
|  regReadData2    : 0x2
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 0
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.016] STARTING NEXT CYCLE: 4
[[35minfo[0m] [0.017] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b0
|  regReadAddress2 : b0
|  regWriteAddress : b1
|  regWriteData    : 0x0
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 0
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.021] STARTING NEXT CYCLE: 5
[[35minfo[0m] [0.021] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b0
|  regReadAddress2 : b1
|  regWriteAddress : b10
|  regWriteData    : 0x0
|  regReadData1    : 0x0
|  regReadData2    : 0x4
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 0
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.025] STARTING NEXT CYCLE: 6
[[35minfo[0m] [0.025] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b10
|  regReadAddress2 : b1
|  regWriteAddress : b0
|  regWriteData    : 0x0
|  regReadData1    : 0x2
|  regReadData2    : 0x4
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 0
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.029] STARTING NEXT CYCLE: 7
[[35minfo[0m] [0.029] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b10
|  regReadAddress2 : b1
|  regWriteAddress : b0
|  regWriteData    : 0x0
|  regReadData1    : 0x2
|  regReadData2    : 0x4
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 0
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.034] STARTING NEXT CYCLE: 8
[[35minfo[0m] [0.034] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b0
|  regReadAddress2 : b11
|  regWriteAddress : b11
|  regWriteData    : 0x3
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 0
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.037] STARTING NEXT CYCLE: 9
[[35minfo[0m] [0.038] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b1
|  regReadAddress2 : b10
|  regWriteAddress : b100
|  regWriteData    : 0x6
|  regReadData1    : 0x4
|  regReadData2    : 0x2
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 0
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.042] STARTING NEXT CYCLE: 10
[[35minfo[0m] [0.042] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b0
|  regReadAddress2 : b101
|  regWriteAddress : b101
|  regWriteData    : 0x5
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 0
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.046] STARTING NEXT CYCLE: 11
[[35minfo[0m] [0.046] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b1
|  regReadAddress2 : b10
|  regWriteAddress : b11
|  regWriteData    : 0x0
|  regReadData1    : 0x4
|  regReadData2    : 0x2
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.049] STARTING NEXT CYCLE: 12
[[35minfo[0m] [0.049] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b10
|  regReadAddress2 : b11
|  regWriteAddress : b100
|  regWriteData    : 0x2
|  regReadData1    : 0x2
|  regReadData2    : 0x3
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.053] STARTING NEXT CYCLE: 13
[[35minfo[0m] [0.053] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b100
|  regReadAddress2 : b1
|  regWriteAddress : b110
|  regWriteData    : 0x4
|  regReadData1    : 0x6
|  regReadData2    : 0x4
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 0
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.057] STARTING NEXT CYCLE: 14
[[35minfo[0m] [0.057] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b0
|  regReadAddress2 : b111
|  regWriteAddress : b111
|  regWriteData    : 0x7
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 0
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.060] STARTING NEXT CYCLE: 15
[[35minfo[0m] [0.060] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b111
|  regReadAddress2 : b100
|  regWriteAddress : b1000
|  regWriteData    : 0x1
|  regReadData1    : 0x7
|  regReadData2    : 0x6
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 0
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.064] STARTING NEXT CYCLE: 16
[[35minfo[0m] [0.064] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b0
|  regReadAddress2 : b1000
|  regWriteAddress : b1001
|  regWriteData    : 0x8
|  regReadData1    : 0x0
|  regReadData2    : 0x1
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 0
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.067] STARTING NEXT CYCLE: 17
[[35minfo[0m] [0.067] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b1001
|  regReadAddress2 : b10
|  regWriteAddress : b1010
|  regWriteData    : 0xa
|  regReadData1    : 0x8
|  regReadData2    : 0x2
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 0
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.070] STARTING NEXT CYCLE: 18
[[35minfo[0m] [0.070] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b0
|  regReadAddress2 : b1011
|  regWriteAddress : b1011
|  regWriteData    : 0xb
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 0
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.073] STARTING NEXT CYCLE: 19
[[35minfo[0m] [0.073] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b111
|  regReadAddress2 : b11
|  regWriteAddress : b1100
|  regWriteData    : 0x3
|  regReadData1    : 0x7
|  regReadData2    : 0x3
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 0
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.076] STARTING NEXT CYCLE: 20
[[35minfo[0m] [0.076] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b1001
|  regReadAddress2 : b1111
|  regWriteAddress : b1101
|  regWriteData    : 0x7
|  regReadData1    : 0x8
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 0
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.079] STARTING NEXT CYCLE: 21
[[35minfo[0m] [0.079] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b1001
|  regReadAddress2 : b111
|  regWriteAddress : b1110
|  regWriteData    : 0xf
|  regReadData1    : 0x8
|  regReadData2    : 0x7
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 0
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.083] STARTING NEXT CYCLE: 22
[[35minfo[0m] [0.083] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b1
|  regReadAddress2 : b100
|  regWriteAddress : b101
|  regWriteData    : 0x4
|  regReadData1    : 0x4
|  regReadData2    : 0x6
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.085] STARTING NEXT CYCLE: 23
[[35minfo[0m] [0.085] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b0
|  regReadAddress2 : b100
|  regWriteAddress : b110
|  regWriteData    : 0x0
|  regReadData1    : 0x0
|  regReadData2    : 0x6
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.088] STARTING NEXT CYCLE: 24
[[35minfo[0m] [0.088] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b0
|  regReadAddress2 : b1111
|  regWriteAddress : b1111
|  regWriteData    : 0xf
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 0
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.092] STARTING NEXT CYCLE: 25
[[35minfo[0m] [0.092] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b1111
|  regReadAddress2 : b111
|  regWriteAddress : b10000
|  regWriteData    : 0x8
|  regReadData1    : 0xf
|  regReadData2    : 0x7
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 15
| rf(16) = 0
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.094] STARTING NEXT CYCLE: 26
[[35minfo[0m] [0.094] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b10
|  regReadAddress2 : b10
|  regWriteAddress : b10001
|  regWriteData    : 0x8
|  regReadData1    : 0x2
|  regReadData2    : 0x2
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 15
| rf(16) = 8
| rf(17) = 0
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.097] STARTING NEXT CYCLE: 27
[[35minfo[0m] [0.097] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b10
|  regReadAddress2 : b11
|  regWriteAddress : b10011
|  regWriteData    : 0x1
|  regReadData1    : 0x2
|  regReadData2    : 0x3
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 15
| rf(16) = 8
| rf(17) = 8
| rf(18) = 0
| rf(19) = 0
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.100] STARTING NEXT CYCLE: 28
[[35minfo[0m] [0.100] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b1001
|  regReadAddress2 : b11
|  regWriteAddress : b10100
|  regWriteData    : 0x0
|  regReadData1    : 0x8
|  regReadData2    : 0x3
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 15
| rf(16) = 8
| rf(17) = 8
| rf(18) = 0
| rf(19) = 1
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.103] STARTING NEXT CYCLE: 29
[[35minfo[0m] [0.103] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b111
|  regReadAddress2 : b10
|  regWriteAddress : b10101
|  regWriteData    : 0x1
|  regReadData1    : 0x7
|  regReadData2    : 0x2
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 15
| rf(16) = 8
| rf(17) = 8
| rf(18) = 0
| rf(19) = 1
| rf(20) = 0
| rf(21) = 0
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.106] STARTING NEXT CYCLE: 30
[[35minfo[0m] [0.106] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b1001
|  regReadAddress2 : b10
|  regWriteAddress : b10110
|  regWriteData    : 0x2
|  regReadData1    : 0x8
|  regReadData2    : 0x2
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 15
| rf(16) = 8
| rf(17) = 8
| rf(18) = 0
| rf(19) = 1
| rf(20) = 0
| rf(21) = 1
| rf(22) = 0
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.108] STARTING NEXT CYCLE: 31
[[35minfo[0m] [0.108] valid = 1



___________________________
|regfile Module:
|  regWriteEnable  : b1
|  regReadAddress1 : b1111
|  regReadAddress2 : b10000
|  regWriteAddress : b10111
|  regWriteData    : 0x1
|  regReadData1    : 0xf
|  regReadData2    : 0x8
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 15
| rf(16) = 8
| rf(17) = 8
| rf(18) = 0
| rf(19) = 1
| rf(20) = 0
| rf(21) = 1
| rf(22) = 2
| rf(23) = 0
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________



___________________________
|regfile Module:
|  regWriteEnable  : b0
|  regReadAddress1 : b0
|  regReadAddress2 : b0
|  regWriteAddress : b0
|  regWriteData    : 0x0
|  regReadData1    : 0x0
|  regReadData2    : 0x0
|___________________________



___________________________
| rf(0) = 0
| rf(1) = 4
| rf(2) = 2
| rf(3) = 3
| rf(4) = 6
| rf(5) = 5
| rf(6) = 4
| rf(7) = 7
| rf(8) = 1
| rf(9) = 8
| rf(10) = 10
| rf(11) = 11
| rf(12) = 3
| rf(13) = 7
| rf(14) = 15
| rf(15) = 15
| rf(16) = 8
| rf(17) = 8
| rf(18) = 0
| rf(19) = 1
| rf(20) = 0
| rf(21) = 1
| rf(22) = 2
| rf(23) = 1
| rf(24) = 0
| rf(25) = 0
| rf(26) = 0
| rf(27) = 0
| rf(28) = 0
| rf(29) = 0
| rf(30) = 0
| rf(31) = 0
|___________________________
[[35minfo[0m] [0.114] Program completed in 32 cycles. Exiting.
test top Success: 0 tests passed in 37 cycles in 0.135354 seconds 273.36 Hz
[[35minfo[0m] [0.115] RAN 32 CYCLES PASSED
[[35minfo[0m] [0.000] Elaborating design...
[[35minfo[0m] [0.092] Done elaborating.
Total FIRRTL Compile Time: 364.8 ms
[0m[[0m[32msuccess[0m] [0m[0mTotal time: 14 s, completed Aug 25, 2020 11:39:33 AM[0m
