// Seed: 3236535109
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_6 = id_3 & 1;
  assign sample = {id_4, 1 - 1 == id_4};
  logic id_7;
  initial begin
    if (1'h0) begin
      SystemTFIdentifier(id_6, 1'b0, 1, 1'b0);
    end
  end
endmodule
