library IEEE;
use IEEE.std_logic_1164.all;

entity SEG7DEC is 
	port (
		A: in std_logic_vector(3 downto 0);	
--		G: in std_logic;
		Y: out std_logic_vector(7 downto 0)
);
end entity SEG7DEC;


architecture DATAFLOW of SEG7DEC is 

--	signal nibble : std_logic_vector(3 downto 0) := "0000";
	
begin

	with G select  
		Y <= "11111111" when '1,
				  '0' when others;
				  
	with A select 
		Y(7) <= '1' when others;
		
	with A select 
		Y(6) <= '1' when "0000"|"0001"|"0111",
				  '0' when others;
				 
	with A select  
		Y(5) <= '1' when "0001"|"0010"|"0011"|"1100"|"1101",
				  '0' when others;
				 
	with A select  
		Y(4) <= '1' when "0001"|"0011"|"0100"|"0101"|"0111"|"1001",
				  '0' when others;	
			
	with A select  
		Y(3) <= '1' when "0001"|"0100"|"0111"|"1010"|"1111",
				  '0' when others;
				  
	with A select  
		Y(2) <= '1' when "1100"|"1110"|"1111",
				  '0' when others;
				  
	with A select  
		Y(1) <= '1' when "0101"|"0110"|"1011"|"1100"|"1110"|"1111",
				  '0' when others;
				  
	with A select  
		Y(0) <= '1' when "0001"|"0100"|"1011"|"1100"|"1101",
				  '0' when others;
				  
end architecture DATAFLOW;