D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/memory_stage.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/memory_stage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity memory_stage
-- Compiling architecture mem_arch of memory_stage

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/control_unit/control_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/control_unit/control_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity CU
-- Compiling architecture my_CU of CU

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/mux_41.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/mux_41.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mux_41
-- Compiling architecture mux_41_structure of mux_41

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/Decoder_3x8.vhdl {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/Decoder_3x8.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decoder
-- Compiling architecture my_Decoder of Decoder

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/register_32.vhdl {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/register_32.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nDFF
-- Compiling architecture b_my_nDFF of my_nDFF

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/4x2mux.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/4x2mux.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux4x1
-- Compiling architecture arch_mux4x1 of mux4x1

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/ExecutionStage.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/ExecutionStage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ExecutionStage
-- Compiling architecture arch of ExecutionStage

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/buffer/buffer.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/buffer/buffer.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_DFF
-- Compiling architecture a_my_DFF of my_DFF
-- Compiling entity my_nDFF
-- Compiling architecture b_my_nDFF of my_nDFF
-- Compiling entity ID_Buffer
-- Compiling architecture my_Buffer of ID_Buffer
-- Loading entity my_nDFF
-- Loading entity my_DFF

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/IF-ID_BUFFER.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/IF-ID_BUFFER.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity IFID_BUFFER
-- Compiling architecture StructIFID_BUFFER of IFID_BUFFER

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/units.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/units.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity CheckImmediate
-- Compiling architecture CheckImmediate_Struct of CheckImmediate

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/ALU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU
-- Compiling architecture arch_ALU of ALU

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/utils.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/utils.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_DFF
-- Compiling architecture a_my_DFF of my_DFF
-- Compiling entity TRI
-- Compiling architecture TRI_State of TRI

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/wb_stage.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/wb_stage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity write_back_stage
-- Compiling architecture arch_write_back_stage of write_back_stage

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/Decode_stage.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/Decode_stage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux4
-- Compiling architecture model_mux4 of mux4
-- Compiling entity mux2
-- Compiling architecture model_mux2 of mux2
-- Compiling entity myDecode
-- Compiling architecture my_Decode of myDecode
-- Loading entity reg_file
-- Loading entity CU
-- Loading entity mux2
-- Loading entity mux4
-- Loading entity ID_Buffer

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/Tri_state.vhdl {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/Tri_state.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity nTRI
-- Compiling architecture my_nTRI of nTRI

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/2x1Mux.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/2x1Mux.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2x1
-- Compiling architecture arch_mux2x1 of mux2x1

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/NBitAdder.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/NBitAdder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nadder
-- Compiling architecture a_my_nadder of my_nadder

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/mem_wb_buffer.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/memory_and_wb/mem_wb_buffer.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mem_wb_buffer
-- Compiling architecture arch_mem_wb_buffer of mem_wb_buffer

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/1BitAdder.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/1BitAdder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_adder
-- Compiling architecture a_my_adder of my_adder

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/instructions_mem.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/instructions_mem.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity instruction_mem
-- Compiling architecture instruction_mem_arch of instruction_mem

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/reg_file.vhdl {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/DecodeStage/reg_file/reg_file.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg_file
-- Compiling architecture my_reg_file of reg_file

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/mux_21.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/Fetch/mux_21.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mux_21
-- Compiling architecture mux_21_structure of mux_21

} {} {}} D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/ALUwithFlags.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Work/College/Third_Year/Computer_Arch/Project/Five-Stage-pipelined-processor/ALUwithFlags/ALUwithFlags.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALUwithFlags
-- Compiling architecture arch of ALUwithFlags

} {} {}}
