Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 22 21:26:38 2021
| Host         : LAPTOP-0QIF2D9G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|     12 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             338 |           52 |
| Yes          | No                    | No                     |              56 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------+-----------------------------------+------------------+----------------+
|      Clock Signal      |          Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------+-----------------------------------+------------------+----------------+
| ~clk6p25m_BUFG         |                                 |                                   |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG   |                                 |                                   |                3 |              6 |
|  J_MIC3_Pin1_OBUF_BUFG | f1/sample                       |                                   |                2 |             12 |
|  clk6p25m_BUFG         |                                 |                                   |                9 |             22 |
|  clk6p25m_BUFG         | f3/f1/E[0]                      |                                   |                4 |             22 |
|  clk6p25m_BUFG         | f4/f2/E[0]                      |                                   |                4 |             22 |
|  CLK100MHZ_IBUF_BUFG   |                                 | J_MIC3_Pin1_OBUF_BUFG             |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG | f1/sample0                      | f1/sample                         |                3 |             24 |
| ~f0/J_MIC3_Pin4_OBUF   |                                 |                                   |                3 |             24 |
| ~clk6p25m_BUFG         |                                 | f2/f1/reset                       |                5 |             34 |
| ~clk6p25m_BUFG         | f5/delay_reg[19]_0              | f2/f1/reset                       |                5 |             40 |
|  J_MIC3_Pin1_OBUF_BUFG |                                 |                                   |               10 |             56 |
|  J_MIC3_Pin1_OBUF_BUFG |                                 | f1/sample                         |                8 |             62 |
|  CLK100MHZ_IBUF_BUFG   |                                 | c3/count[0]_i_1__0_n_0            |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG   |                                 | c1/clear                          |                8 |             64 |
| ~clk6p25m_BUFG         | f5/FSM_onehot_state[31]_i_2_n_0 | f2/f1/reset                       |               12 |             64 |
| ~clk6p25m_BUFG         |                                 | f2/f2/spi_word_bit_count_reg[5]_0 |               20 |             90 |
+------------------------+---------------------------------+-----------------------------------+------------------+----------------+


