

================================================================
== Vitis HLS Report for 'v_csc_core_Pipeline_VITIS_LOOP_91_2'
================================================================
* Date:           Mon Aug 29 12:25:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.578 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     2057|  11.250 ns|  11.571 us|    2|  2057|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_91_2  |        0|     2055|        10|          1|          1|  0 ~ 2047|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_5 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read27" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 16 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_6 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 17 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_7 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read28" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 18 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_8 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 19 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read29" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 20 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_10 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 21 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 22 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 23 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 24 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 25 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 26 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 27 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 28 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 29 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 30 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_20 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 31 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 32 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 33 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_23 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 34 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_24 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 35 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 36 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 37 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 38 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_28 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 39 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 40 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_30 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 41 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_31 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 42 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 43 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cmp17_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_not" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 44 'read' 'cmp17_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cmp20_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp20_not" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 45 'read' 'cmp20_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 46 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 47 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln89_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln89" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:46]   --->   Operation 48 'read' 'add_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 1, i12 %x"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_5 = load i12 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 51 'load' 'x_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i12 %x_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 52 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2047, i64 0"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.99ns)   --->   "%icmp_ln91 = icmp_eq  i12 %x_5, i12 %add_ln89_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 54 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body14.split_ifconv, void %for.inc201.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 55 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.42ns)   --->   "%icmp_ln103 = icmp_ne  i16 %zext_ln91, i16 %p_read32" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 56 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln91)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.42ns)   --->   "%icmp_ln103_1 = icmp_eq  i16 %zext_ln91, i16 %p_read_33" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 57 'icmp' 'icmp_ln103_1' <Predicate = (!icmp_ln91)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_1)   --->   "%or_ln103 = or i1 %icmp_ln103, i1 %icmp_ln103_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103]   --->   Operation 58 'or' 'or_ln103' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln104 = icmp_sgt  i16 %zext_ln91, i16 %p_read32" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:104]   --->   Operation 59 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln91)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.42ns)   --->   "%icmp_ln104_1 = icmp_slt  i16 %zext_ln91, i16 %p_read_33" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:104]   --->   Operation 60 'icmp' 'icmp_ln104_1' <Predicate = (!icmp_ln91)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_1)   --->   "%and_ln104 = and i1 %icmp_ln104_1, i1 %icmp_ln104" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:104]   --->   Operation 61 'and' 'and_ln104' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_1)   --->   "%or_ln105 = or i1 %and_ln104, i1 %icmp_ln103_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 62 'or' 'or_ln105' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_1)   --->   "%xor_ln105 = xor i1 %or_ln105, i1 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 63 'xor' 'xor_ln105' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_1)   --->   "%and_ln105 = and i1 %or_ln103, i1 %xor_ln105" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 64 'and' 'and_ln105' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln105_1 = or i1 %cmp20_not_read, i1 %and_ln105" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 65 'or' 'or_ln105_1' <Predicate = (!icmp_ln91)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.54ns)   --->   "%x_6 = add i12 %x_5, i12 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 66 'add' 'x_6' <Predicate = (!icmp_ln91)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln91 = store i12 %x_6, i12 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 67 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 68 [1/1] (2.05ns)   --->   "%stream_in_hresampled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_in_hresampled" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'stream_in_hresampled_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%Rpix = trunc i24 %stream_in_hresampled_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'trunc' 'Rpix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%Gpix = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_hresampled_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'partselect' 'Gpix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%Bpix = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_hresampled_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'partselect' 'Bpix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln105_2 = or i1 %or_ln105_1, i1 %cmp17_not_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 72 'or' 'or_ln105_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 73 [1/1] (0.80ns)   --->   "%coef11 = select i1 %or_ln105_2, i16 %p_read_32, i16 %p_read_31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 73 'select' 'coef11' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.80ns)   --->   "%coef12 = select i1 %or_ln105_2, i16 %p_read_30, i16 %p_read_29" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 74 'select' 'coef12' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.80ns)   --->   "%coef21 = select i1 %or_ln105_2, i16 %p_read_26, i16 %p_read_25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 75 'select' 'coef21' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.80ns)   --->   "%coef22 = select i1 %or_ln105_2, i16 %p_read_24, i16 %p_read_23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 76 'select' 'coef22' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.80ns)   --->   "%coef31 = select i1 %or_ln105_2, i16 %p_read_20, i16 %p_read_19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 77 'select' 'coef31' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.80ns)   --->   "%coef32 = select i1 %or_ln105_2, i16 %p_read_18, i16 %p_read_17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 78 'select' 'coef32' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i16 %coef32" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 79 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i16 %coef31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 80 'sext' 'sext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i16 %coef22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 81 'sext' 'sext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln63_5 = sext i16 %coef21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 82 'sext' 'sext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln63_7 = sext i16 %coef12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 83 'sext' 'sext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln63_8 = sext i16 %coef11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 84 'sext' 'sext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %Rpix" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:61]   --->   Operation 85 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i8 %Gpix" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:61]   --->   Operation 86 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [3/3] (1.05ns) (grouped into DSP with root node add_ln147)   --->   "%mul_ln147 = mul i24 %sext_ln63_8, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 87 'mul' 'mul_ln147' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147_1 = mul i24 %sext_ln63_7, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 88 'mul' 'mul_ln147_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [3/3] (1.05ns) (grouped into DSP with root node add_ln149)   --->   "%mul_ln149 = mul i24 %sext_ln63_5, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 89 'mul' 'mul_ln149' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149_1 = mul i24 %sext_ln63_4, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 90 'mul' 'mul_ln149_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [3/3] (1.05ns) (grouped into DSP with root node add_ln151)   --->   "%mul_ln151 = mul i24 %sext_ln63_2, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 91 'mul' 'mul_ln151' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln151_1 = mul i24 %sext_ln63_1, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 92 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %Bpix" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.80ns)   --->   "%coef13 = select i1 %or_ln105_2, i16 %p_read_28, i16 %p_read_27" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 94 'select' 'coef13' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.80ns)   --->   "%coef23 = select i1 %or_ln105_2, i16 %p_read_22, i16 %p_read_21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 95 'select' 'coef23' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.80ns)   --->   "%coef33 = select i1 %or_ln105_2, i16 %p_read_16, i16 %p_read_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 96 'select' 'coef33' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i16 %coef33" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 97 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln63_3 = sext i16 %coef23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 98 'sext' 'sext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln63_6 = sext i16 %coef13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:63]   --->   Operation 99 'sext' 'sext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node add_ln147)   --->   "%mul_ln147 = mul i24 %sext_ln63_8, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 100 'mul' 'mul_ln147' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147_1 = mul i24 %sext_ln63_7, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 101 'mul' 'mul_ln147_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node add_ln147_2)   --->   "%mul_ln147_2 = mul i24 %zext_ln145, i24 %sext_ln63_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 102 'mul' 'mul_ln147_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/3] (1.05ns) (grouped into DSP with root node add_ln149)   --->   "%mul_ln149 = mul i24 %sext_ln63_5, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 103 'mul' 'mul_ln149' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149_1 = mul i24 %sext_ln63_4, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 104 'mul' 'mul_ln149_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [3/3] (1.05ns) (grouped into DSP with root node add_ln149_2)   --->   "%mul_ln149_2 = mul i24 %zext_ln145, i24 %sext_ln63_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 105 'mul' 'mul_ln149_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [2/3] (1.05ns) (grouped into DSP with root node add_ln151)   --->   "%mul_ln151 = mul i24 %sext_ln63_2, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 106 'mul' 'mul_ln151' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln151_1 = mul i24 %sext_ln63_1, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 107 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [3/3] (1.05ns) (grouped into DSP with root node add_ln151_2)   --->   "%mul_ln151_2 = mul i24 %zext_ln145, i24 %sext_ln63" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 108 'mul' 'mul_ln151_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln147)   --->   "%mul_ln147 = mul i24 %sext_ln63_8, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 109 'mul' 'mul_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147_1 = mul i24 %sext_ln63_7, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 110 'mul' 'mul_ln147_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [2/3] (1.05ns) (grouped into DSP with root node add_ln147_2)   --->   "%mul_ln147_2 = mul i24 %zext_ln145, i24 %sext_ln63_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 111 'mul' 'mul_ln147_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln147 = add i24 %mul_ln147, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 112 'add' 'add_ln147' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node add_ln149)   --->   "%mul_ln149 = mul i24 %sext_ln63_5, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 113 'mul' 'mul_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149_1 = mul i24 %sext_ln63_4, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 114 'mul' 'mul_ln149_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [2/3] (1.05ns) (grouped into DSP with root node add_ln149_2)   --->   "%mul_ln149_2 = mul i24 %zext_ln145, i24 %sext_ln63_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 115 'mul' 'mul_ln149_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln149 = add i24 %mul_ln149, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 116 'add' 'add_ln149' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln151)   --->   "%mul_ln151 = mul i24 %sext_ln63_2, i24 %zext_ln61" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 117 'mul' 'mul_ln151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln151_1 = mul i24 %sext_ln63_1, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 118 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [2/3] (1.05ns) (grouped into DSP with root node add_ln151_2)   --->   "%mul_ln151_2 = mul i24 %zext_ln145, i24 %sext_ln63" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 119 'mul' 'mul_ln151_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln151 = add i24 %mul_ln151, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 120 'add' 'add_ln151' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 121 [1/1] (0.68ns)   --->   "%select_ln105_11 = select i1 %or_ln105_2, i10 %p_read_10, i10 %p_read_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 121 'select' 'select_ln105_11' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%offsetB = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln105_11, i12 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:64]   --->   Operation 122 'bitconcatenate' 'offsetB' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i22 %offsetB" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:64]   --->   Operation 123 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.68ns)   --->   "%select_ln105_12 = select i1 %or_ln105_2, i10 %p_read_8, i10 %p_read_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 124 'select' 'select_ln105_12' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%offsetG = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln105_12, i12 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:64]   --->   Operation 125 'bitconcatenate' 'offsetG' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i22 %offsetG" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:64]   --->   Operation 126 'sext' 'sext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.68ns)   --->   "%select_ln105_13 = select i1 %or_ln105_2, i10 %p_read_6, i10 %p_read_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 127 'select' 'select_ln105_13' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%offsetR = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln105_13, i12 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:64]   --->   Operation 128 'bitconcatenate' 'offsetR' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln64_2 = sext i22 %offsetR" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:64]   --->   Operation 129 'sext' 'sext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln147_1 = mul i24 %sext_ln63_7, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 130 'mul' 'mul_ln147_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln147_2)   --->   "%mul_ln147_2 = mul i24 %zext_ln145, i24 %sext_ln63_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 131 'mul' 'mul_ln147_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into DSP with root node add_ln147_2)   --->   "%sext_ln147_1 = sext i24 %mul_ln147_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 132 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln147 = add i24 %mul_ln147, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 133 'add' 'add_ln147' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln147_2 = add i25 %sext_ln147_1, i25 %sext_ln64_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 134 'add' 'add_ln147_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln149_1 = mul i24 %sext_ln63_4, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 135 'mul' 'mul_ln149_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 136 [1/3] (0.00ns) (grouped into DSP with root node add_ln149_2)   --->   "%mul_ln149_2 = mul i24 %zext_ln145, i24 %sext_ln63_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 136 'mul' 'mul_ln149_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into DSP with root node add_ln149_2)   --->   "%sext_ln149_1 = sext i24 %mul_ln149_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 137 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln149 = add i24 %mul_ln149, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 138 'add' 'add_ln149' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln149_2 = add i25 %sext_ln149_1, i25 %sext_ln64_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 139 'add' 'add_ln149_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln151_1 = mul i24 %sext_ln63_1, i24 %zext_ln61_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 140 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln151_2)   --->   "%mul_ln151_2 = mul i24 %zext_ln145, i24 %sext_ln63" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 141 'mul' 'mul_ln151_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node add_ln151_2)   --->   "%sext_ln151_1 = sext i24 %mul_ln151_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 142 'sext' 'sext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln151 = add i24 %mul_ln151, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 143 'add' 'add_ln151' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln151_2 = add i25 %sext_ln151_1, i25 %sext_ln64" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 144 'add' 'add_ln151_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.31>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i24 %mul_ln147_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 145 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln147_2 = sext i24 %add_ln147" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 146 'sext' 'sext_ln147_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (2.31ns)   --->   "%add_ln147_5 = add i24 %add_ln147, i24 %mul_ln147_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 147 'add' 'add_ln147_5' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (2.31ns)   --->   "%add_ln147_1 = add i25 %sext_ln147_2, i25 %sext_ln147" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 148 'add' 'add_ln147_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i24 %add_ln147_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 149 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln147_2 = add i25 %sext_ln147_1, i25 %sext_ln64_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 150 'add' 'add_ln147_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i25 %add_ln147_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 151 'trunc' 'trunc_ln147_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i24 %mul_ln149_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 152 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln149_2 = sext i24 %add_ln149" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 153 'sext' 'sext_ln149_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (2.31ns)   --->   "%add_ln149_5 = add i24 %add_ln149, i24 %mul_ln149_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 154 'add' 'add_ln149_5' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (2.31ns)   --->   "%add_ln149_1 = add i25 %sext_ln149_2, i25 %sext_ln149" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 155 'add' 'add_ln149_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i24 %add_ln149_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 156 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln149_2 = add i25 %sext_ln149_1, i25 %sext_ln64_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 157 'add' 'add_ln149_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = trunc i25 %add_ln149_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 158 'trunc' 'trunc_ln149_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i24 %mul_ln151_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 159 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln151_2 = sext i24 %add_ln151" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 160 'sext' 'sext_ln151_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (2.31ns)   --->   "%add_ln151_5 = add i24 %add_ln151, i24 %mul_ln151_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 161 'add' 'add_ln151_5' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (2.31ns)   --->   "%add_ln151_1 = add i25 %sext_ln151_2, i25 %sext_ln151" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 162 'add' 'add_ln151_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i24 %add_ln151_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 163 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln151_2 = add i25 %sext_ln151_1, i25 %sext_ln64" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 164 'add' 'add_ln151_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = trunc i25 %add_ln151_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 165 'trunc' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 166 [1/1] (1.24ns)   --->   "%max_val = select i1 %or_ln105_2, i8 %p_read_14, i8 %p_read_13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 166 'select' 'max_val' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (1.24ns)   --->   "%min_val = select i1 %or_ln105_2, i8 %p_read_12, i8 %p_read_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 167 'select' 'min_val' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln147_3 = sext i25 %add_ln147_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 168 'sext' 'sext_ln147_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln147_4 = sext i25 %add_ln147_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 169 'sext' 'sext_ln147_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (2.34ns)   --->   "%add_ln147_3 = add i26 %sext_ln147_4, i26 %sext_ln147_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 170 'add' 'add_ln147_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%Rres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln147_3, i32 12, i32 25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:148]   --->   Operation 171 'partselect' 'Rres' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln149_3 = sext i25 %add_ln149_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 172 'sext' 'sext_ln149_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln149_4 = sext i25 %add_ln149_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 173 'sext' 'sext_ln149_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (2.34ns)   --->   "%add_ln149_3 = add i26 %sext_ln149_4, i26 %sext_ln149_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 174 'add' 'add_ln149_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%Gres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln149_3, i32 12, i32 25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 175 'partselect' 'Gres' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln151_3 = sext i25 %add_ln151_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 176 'sext' 'sext_ln151_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln151_4 = sext i25 %add_ln151_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 177 'sext' 'sext_ln151_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (2.34ns)   --->   "%add_ln151_3 = add i26 %sext_ln151_4, i26 %sext_ln151_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 178 'add' 'add_ln151_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%Bres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln151_3, i32 12, i32 25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:152]   --->   Operation 179 'partselect' 'Bres' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %min_val" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:65]   --->   Operation 180 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i8 %max_val" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:65]   --->   Operation 181 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (2.19ns)   --->   "%add_ln147_4 = add i20 %trunc_ln147_1, i20 %trunc_ln147" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147]   --->   Operation 182 'add' 'add_ln147_4' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (2.19ns)   --->   "%add_ln149_4 = add i20 %trunc_ln149_1, i20 %trunc_ln149" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 183 'add' 'add_ln149_4' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (2.19ns)   --->   "%add_ln151_4 = add i20 %trunc_ln151_1, i20 %trunc_ln151" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151]   --->   Operation 184 'add' 'add_ln151_4' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (2.20ns)   --->   "%icmp_ln153 = icmp_slt  i14 %Rres, i14 %zext_ln65" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:153]   --->   Operation 185 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (2.20ns)   --->   "%icmp_ln153_1 = icmp_sgt  i14 %Rres, i14 %zext_ln65_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:153]   --->   Operation 186 'icmp' 'icmp_ln153_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln153_1)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln147_4, i32 12, i32 19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:153]   --->   Operation 187 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln153_1)   --->   "%select_ln153 = select i1 %icmp_ln153_1, i8 %max_val, i8 %trunc_ln" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:153]   --->   Operation 188 'select' 'select_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln153_1 = select i1 %icmp_ln153, i8 %min_val, i8 %select_ln153" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:153]   --->   Operation 189 'select' 'select_ln153_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (2.20ns)   --->   "%icmp_ln154 = icmp_slt  i14 %Gres, i14 %zext_ln65" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:154]   --->   Operation 190 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (2.20ns)   --->   "%icmp_ln154_1 = icmp_sgt  i14 %Gres, i14 %zext_ln65_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:154]   --->   Operation 191 'icmp' 'icmp_ln154_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_1)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln149_4, i32 12, i32 19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:154]   --->   Operation 192 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (2.20ns)   --->   "%icmp_ln155 = icmp_slt  i14 %Bres, i14 %zext_ln65" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:155]   --->   Operation 193 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (2.20ns)   --->   "%icmp_ln155_1 = icmp_sgt  i14 %Bres, i14 %zext_ln65_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:155]   --->   Operation 194 'icmp' 'icmp_ln155_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln155_1)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln151_4, i32 12, i32 19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:155]   --->   Operation 195 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln155_1)   --->   "%select_ln155 = select i1 %icmp_ln155_1, i8 %max_val, i8 %trunc_ln4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:155]   --->   Operation 196 'select' 'select_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln155_1 = select i1 %icmp_ln155, i8 %min_val, i8 %select_ln155" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:155]   --->   Operation 197 'select' 'select_ln155_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_1)   --->   "%select_ln154 = select i1 %icmp_ln154_1, i8 %max_val, i8 %trunc_ln3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:154]   --->   Operation 198 'select' 'select_ln154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln154_1 = select i1 %icmp_ln154, i8 %min_val, i8 %select_ln154" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:154]   --->   Operation 199 'select' 'select_ln154_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 205 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.05>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:94]   --->   Operation 200 'specpipeline' 'specpipeline_ln94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:60]   --->   Operation 201 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln155_1, i8 %select_ln154_1, i8 %select_ln153_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_csc, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 203 'write' 'write_ln174' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 204 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln89]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp20_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_csc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                         (alloca           ) [ 01000000000]
specinterface_ln0         (specinterface    ) [ 00000000000]
specinterface_ln0         (specinterface    ) [ 00000000000]
p_read_5                  (read             ) [ 01111110000]
p_read_6                  (read             ) [ 01111110000]
p_read_7                  (read             ) [ 01111110000]
p_read_8                  (read             ) [ 01111110000]
p_read_9                  (read             ) [ 01111110000]
p_read_10                 (read             ) [ 01111110000]
p_read_11                 (read             ) [ 01111111100]
p_read_12                 (read             ) [ 01111111100]
p_read_13                 (read             ) [ 01111111100]
p_read_14                 (read             ) [ 01111111100]
p_read_15                 (read             ) [ 01111000000]
p_read_16                 (read             ) [ 01111000000]
p_read_17                 (read             ) [ 01110000000]
p_read_18                 (read             ) [ 01110000000]
p_read_19                 (read             ) [ 01110000000]
p_read_20                 (read             ) [ 01110000000]
p_read_21                 (read             ) [ 01111000000]
p_read_22                 (read             ) [ 01111000000]
p_read_23                 (read             ) [ 01110000000]
p_read_24                 (read             ) [ 01110000000]
p_read_25                 (read             ) [ 01110000000]
p_read_26                 (read             ) [ 01110000000]
p_read_27                 (read             ) [ 01111000000]
p_read_28                 (read             ) [ 01111000000]
p_read_29                 (read             ) [ 01110000000]
p_read_30                 (read             ) [ 01110000000]
p_read_31                 (read             ) [ 01110000000]
p_read_32                 (read             ) [ 01110000000]
cmp17_not_read            (read             ) [ 01100000000]
cmp20_not_read            (read             ) [ 00000000000]
p_read_33                 (read             ) [ 00000000000]
p_read32                  (read             ) [ 00000000000]
add_ln89_read             (read             ) [ 00000000000]
store_ln0                 (store            ) [ 00000000000]
br_ln0                    (br               ) [ 00000000000]
x_5                       (load             ) [ 00000000000]
zext_ln91                 (zext             ) [ 00000000000]
speclooptripcount_ln0     (speclooptripcount) [ 00000000000]
icmp_ln91                 (icmp             ) [ 01111111110]
br_ln91                   (br               ) [ 00000000000]
icmp_ln103                (icmp             ) [ 00000000000]
icmp_ln103_1              (icmp             ) [ 00000000000]
or_ln103                  (or               ) [ 00000000000]
icmp_ln104                (icmp             ) [ 00000000000]
icmp_ln104_1              (icmp             ) [ 00000000000]
and_ln104                 (and              ) [ 00000000000]
or_ln105                  (or               ) [ 00000000000]
xor_ln105                 (xor              ) [ 00000000000]
and_ln105                 (and              ) [ 00000000000]
or_ln105_1                (or               ) [ 01100000000]
x_6                       (add              ) [ 00000000000]
store_ln91                (store            ) [ 00000000000]
stream_in_hresampled_read (read             ) [ 00000000000]
Rpix                      (trunc            ) [ 01010000000]
Gpix                      (partselect       ) [ 01010000000]
Bpix                      (partselect       ) [ 01011000000]
or_ln105_2                (or               ) [ 01011111100]
coef11                    (select           ) [ 00000000000]
coef12                    (select           ) [ 00000000000]
coef21                    (select           ) [ 00000000000]
coef22                    (select           ) [ 00000000000]
coef31                    (select           ) [ 00000000000]
coef32                    (select           ) [ 00000000000]
sext_ln63_1               (sext             ) [ 01001110000]
sext_ln63_2               (sext             ) [ 01001100000]
sext_ln63_4               (sext             ) [ 01001110000]
sext_ln63_5               (sext             ) [ 01001100000]
sext_ln63_7               (sext             ) [ 01001110000]
sext_ln63_8               (sext             ) [ 01001100000]
zext_ln61                 (zext             ) [ 01001100000]
zext_ln61_1               (zext             ) [ 01001110000]
zext_ln145                (zext             ) [ 01000110000]
coef13                    (select           ) [ 00000000000]
coef23                    (select           ) [ 00000000000]
coef33                    (select           ) [ 00000000000]
sext_ln63                 (sext             ) [ 01000110000]
sext_ln63_3               (sext             ) [ 01000110000]
sext_ln63_6               (sext             ) [ 01000110000]
mul_ln147                 (mul              ) [ 01000010000]
mul_ln149                 (mul              ) [ 01000010000]
mul_ln151                 (mul              ) [ 01000010000]
select_ln105_11           (select           ) [ 00000000000]
offsetB                   (bitconcatenate   ) [ 00000000000]
sext_ln64                 (sext             ) [ 01000001000]
select_ln105_12           (select           ) [ 00000000000]
offsetG                   (bitconcatenate   ) [ 00000000000]
sext_ln64_1               (sext             ) [ 01000001000]
select_ln105_13           (select           ) [ 00000000000]
offsetR                   (bitconcatenate   ) [ 00000000000]
sext_ln64_2               (sext             ) [ 01000001000]
mul_ln147_1               (mul              ) [ 01000001000]
mul_ln147_2               (mul              ) [ 00000000000]
sext_ln147_1              (sext             ) [ 01000001000]
add_ln147                 (add              ) [ 01000001000]
mul_ln149_1               (mul              ) [ 01000001000]
mul_ln149_2               (mul              ) [ 00000000000]
sext_ln149_1              (sext             ) [ 01000001000]
add_ln149                 (add              ) [ 01000001000]
mul_ln151_1               (mul              ) [ 01000001000]
mul_ln151_2               (mul              ) [ 00000000000]
sext_ln151_1              (sext             ) [ 01000001000]
add_ln151                 (add              ) [ 01000001000]
sext_ln147                (sext             ) [ 00000000000]
sext_ln147_2              (sext             ) [ 00000000000]
add_ln147_5               (add              ) [ 00000000000]
add_ln147_1               (add              ) [ 01000000100]
trunc_ln147               (trunc            ) [ 01000000110]
add_ln147_2               (add              ) [ 01000000100]
trunc_ln147_1             (trunc            ) [ 01000000110]
sext_ln149                (sext             ) [ 00000000000]
sext_ln149_2              (sext             ) [ 00000000000]
add_ln149_5               (add              ) [ 00000000000]
add_ln149_1               (add              ) [ 01000000100]
trunc_ln149               (trunc            ) [ 01000000110]
add_ln149_2               (add              ) [ 01000000100]
trunc_ln149_1             (trunc            ) [ 01000000110]
sext_ln151                (sext             ) [ 00000000000]
sext_ln151_2              (sext             ) [ 00000000000]
add_ln151_5               (add              ) [ 00000000000]
add_ln151_1               (add              ) [ 01000000100]
trunc_ln151               (trunc            ) [ 01000000110]
add_ln151_2               (add              ) [ 01000000100]
trunc_ln151_1             (trunc            ) [ 01000000110]
max_val                   (select           ) [ 01000000010]
min_val                   (select           ) [ 01000000010]
sext_ln147_3              (sext             ) [ 00000000000]
sext_ln147_4              (sext             ) [ 00000000000]
add_ln147_3               (add              ) [ 00000000000]
Rres                      (partselect       ) [ 01000000010]
sext_ln149_3              (sext             ) [ 00000000000]
sext_ln149_4              (sext             ) [ 00000000000]
add_ln149_3               (add              ) [ 00000000000]
Gres                      (partselect       ) [ 01000000010]
sext_ln151_3              (sext             ) [ 00000000000]
sext_ln151_4              (sext             ) [ 00000000000]
add_ln151_3               (add              ) [ 00000000000]
Bres                      (partselect       ) [ 01000000010]
zext_ln65                 (zext             ) [ 00000000000]
zext_ln65_1               (zext             ) [ 00000000000]
add_ln147_4               (add              ) [ 00000000000]
add_ln149_4               (add              ) [ 00000000000]
add_ln151_4               (add              ) [ 00000000000]
icmp_ln153                (icmp             ) [ 00000000000]
icmp_ln153_1              (icmp             ) [ 00000000000]
trunc_ln                  (partselect       ) [ 00000000000]
select_ln153              (select           ) [ 00000000000]
select_ln153_1            (select           ) [ 01000000001]
icmp_ln154                (icmp             ) [ 00000000000]
icmp_ln154_1              (icmp             ) [ 00000000000]
trunc_ln3                 (partselect       ) [ 00000000000]
icmp_ln155                (icmp             ) [ 00000000000]
icmp_ln155_1              (icmp             ) [ 00000000000]
trunc_ln4                 (partselect       ) [ 00000000000]
select_ln155              (select           ) [ 00000000000]
select_ln155_1            (select           ) [ 01000000001]
select_ln154              (select           ) [ 00000000000]
select_ln154_1            (select           ) [ 01000000001]
specpipeline_ln94         (specpipeline     ) [ 00000000000]
specloopname_ln60         (specloopname     ) [ 00000000000]
p_0                       (bitconcatenate   ) [ 00000000000]
write_ln174               (write            ) [ 00000000000]
br_ln91                   (br               ) [ 00000000000]
ret_ln0                   (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln89">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln89"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_hresampled">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_hresampled"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp20_not">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp20_not"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp17_not">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_not"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read18">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read19">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read20">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read20"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read22">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read23">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read24">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read11">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read25">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read26">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read17">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read31">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_read16">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_read30">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_read15">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_read29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_read14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_read28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_read13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_read27">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="stream_csc">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i12"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="x_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_5_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_6_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_7_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_8_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_9_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read_10_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read_11_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_12_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_13_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_14_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read_15_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_read_16_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_read_17_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_read_18_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_read_19_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_read_20_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_read_21_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_read_22_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_read_23_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_read_24_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_read_25_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_read_26_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_read_27_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_read_28_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_28/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_read_29_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_29/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_read_30_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_30/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_read_31_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_31/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_read_32_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_32/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="cmp17_not_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_not_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="cmp20_not_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp20_not_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_read_33_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_33/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_read32_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read32/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln89_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="12" slack="0"/>
<pin id="339" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln89_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="stream_in_hresampled_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="0" index="1" bw="24" slack="0"/>
<pin id="345" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_in_hresampled_read/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="write_ln174_write_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="24" slack="0"/>
<pin id="351" dir="0" index="2" bw="24" slack="0"/>
<pin id="352" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/10 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln0_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="12" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="x_5_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln91_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln91_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln103_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln103_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln103_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln103/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln104_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln104_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_1/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="and_ln104_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln104/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln105_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="xor_ln105_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="and_ln105_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln105_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_1/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="x_6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln91_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="0"/>
<pin id="441" dir="0" index="1" bw="12" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="Rpix_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Rpix/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="Gpix_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="24" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="0" index="3" bw="5" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Gpix/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="Bpix_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="24" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Bpix/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln105_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="1" slack="1"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_2/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="coef11_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="16" slack="2"/>
<pin id="475" dir="0" index="2" bw="16" slack="2"/>
<pin id="476" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef11/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="coef12_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="16" slack="2"/>
<pin id="480" dir="0" index="2" bw="16" slack="2"/>
<pin id="481" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef12/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="coef21_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="16" slack="2"/>
<pin id="485" dir="0" index="2" bw="16" slack="2"/>
<pin id="486" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef21/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="coef22_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="16" slack="2"/>
<pin id="490" dir="0" index="2" bw="16" slack="2"/>
<pin id="491" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef22/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="coef31_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="16" slack="2"/>
<pin id="495" dir="0" index="2" bw="16" slack="2"/>
<pin id="496" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef31/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="coef32_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="16" slack="2"/>
<pin id="500" dir="0" index="2" bw="16" slack="2"/>
<pin id="501" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef32/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln63_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln63_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_2/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sext_ln63_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_4/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln63_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_5/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sext_ln63_7_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_7/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln63_8_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_8/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln61_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln61_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln145_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="2"/>
<pin id="534" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="coef13_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="2"/>
<pin id="537" dir="0" index="1" bw="16" slack="3"/>
<pin id="538" dir="0" index="2" bw="16" slack="3"/>
<pin id="539" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef13/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="coef23_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="2"/>
<pin id="542" dir="0" index="1" bw="16" slack="3"/>
<pin id="543" dir="0" index="2" bw="16" slack="3"/>
<pin id="544" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef23/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="coef33_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="2"/>
<pin id="547" dir="0" index="1" bw="16" slack="3"/>
<pin id="548" dir="0" index="2" bw="16" slack="3"/>
<pin id="549" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef33/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln63_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln63_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_3/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln63_6_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_6/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln105_11_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="4"/>
<pin id="564" dir="0" index="1" bw="10" slack="5"/>
<pin id="565" dir="0" index="2" bw="10" slack="5"/>
<pin id="566" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105_11/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="offsetB_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="22" slack="0"/>
<pin id="569" dir="0" index="1" bw="10" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offsetB/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln64_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="22" slack="0"/>
<pin id="577" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="select_ln105_12_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="4"/>
<pin id="581" dir="0" index="1" bw="10" slack="5"/>
<pin id="582" dir="0" index="2" bw="10" slack="5"/>
<pin id="583" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105_12/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="offsetG_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="22" slack="0"/>
<pin id="586" dir="0" index="1" bw="10" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offsetG/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln64_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="22" slack="0"/>
<pin id="594" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_1/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln105_13_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="4"/>
<pin id="598" dir="0" index="1" bw="10" slack="5"/>
<pin id="599" dir="0" index="2" bw="10" slack="5"/>
<pin id="600" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105_13/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="offsetR_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="22" slack="0"/>
<pin id="603" dir="0" index="1" bw="10" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offsetR/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln64_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="22" slack="0"/>
<pin id="611" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_2/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln147_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="24" slack="1"/>
<pin id="615" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln147_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="24" slack="1"/>
<pin id="618" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_2/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln147_5_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="24" slack="1"/>
<pin id="621" dir="0" index="1" bw="24" slack="1"/>
<pin id="622" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_5/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln147_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="24" slack="0"/>
<pin id="625" dir="0" index="1" bw="24" slack="0"/>
<pin id="626" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_1/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln147_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="24" slack="0"/>
<pin id="631" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln147_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="25" slack="0"/>
<pin id="635" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_1/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln149_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="24" slack="1"/>
<pin id="638" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln149_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="24" slack="1"/>
<pin id="641" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_2/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln149_5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="24" slack="1"/>
<pin id="644" dir="0" index="1" bw="24" slack="1"/>
<pin id="645" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_5/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln149_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="24" slack="0"/>
<pin id="648" dir="0" index="1" bw="24" slack="0"/>
<pin id="649" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_1/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln149_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="24" slack="0"/>
<pin id="654" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln149_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="25" slack="0"/>
<pin id="658" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149_1/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sext_ln151_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="24" slack="1"/>
<pin id="661" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln151_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="24" slack="1"/>
<pin id="664" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_2/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln151_5_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="24" slack="1"/>
<pin id="667" dir="0" index="1" bw="24" slack="1"/>
<pin id="668" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_5/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln151_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="24" slack="0"/>
<pin id="671" dir="0" index="1" bw="24" slack="0"/>
<pin id="672" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_1/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln151_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="24" slack="0"/>
<pin id="677" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln151/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln151_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="25" slack="0"/>
<pin id="681" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln151_1/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="max_val_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="6"/>
<pin id="684" dir="0" index="1" bw="8" slack="7"/>
<pin id="685" dir="0" index="2" bw="8" slack="7"/>
<pin id="686" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="min_val_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="6"/>
<pin id="689" dir="0" index="1" bw="8" slack="7"/>
<pin id="690" dir="0" index="2" bw="8" slack="7"/>
<pin id="691" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln147_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="25" slack="1"/>
<pin id="694" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_3/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln147_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="25" slack="1"/>
<pin id="697" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_4/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln147_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="25" slack="0"/>
<pin id="700" dir="0" index="1" bw="25" slack="0"/>
<pin id="701" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_3/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="Rres_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="14" slack="0"/>
<pin id="706" dir="0" index="1" bw="26" slack="0"/>
<pin id="707" dir="0" index="2" bw="5" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Rres/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln149_3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="25" slack="1"/>
<pin id="716" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_3/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln149_4_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="25" slack="1"/>
<pin id="719" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_4/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln149_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="25" slack="0"/>
<pin id="722" dir="0" index="1" bw="25" slack="0"/>
<pin id="723" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_3/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="Gres_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="14" slack="0"/>
<pin id="728" dir="0" index="1" bw="26" slack="0"/>
<pin id="729" dir="0" index="2" bw="5" slack="0"/>
<pin id="730" dir="0" index="3" bw="6" slack="0"/>
<pin id="731" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Gres/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln151_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="25" slack="1"/>
<pin id="738" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_3/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln151_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="25" slack="1"/>
<pin id="741" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_4/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln151_3_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="25" slack="0"/>
<pin id="744" dir="0" index="1" bw="25" slack="0"/>
<pin id="745" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_3/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="Bres_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="14" slack="0"/>
<pin id="750" dir="0" index="1" bw="26" slack="0"/>
<pin id="751" dir="0" index="2" bw="5" slack="0"/>
<pin id="752" dir="0" index="3" bw="6" slack="0"/>
<pin id="753" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Bres/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln65_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln65_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="1"/>
<pin id="763" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln147_4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="20" slack="2"/>
<pin id="766" dir="0" index="1" bw="20" slack="2"/>
<pin id="767" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_4/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln149_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="20" slack="2"/>
<pin id="770" dir="0" index="1" bw="20" slack="2"/>
<pin id="771" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_4/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln151_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="20" slack="2"/>
<pin id="774" dir="0" index="1" bw="20" slack="2"/>
<pin id="775" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_4/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="icmp_ln153_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="14" slack="1"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="icmp_ln153_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="14" slack="1"/>
<pin id="783" dir="0" index="1" bw="8" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_1/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="trunc_ln_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="0" index="1" bw="20" slack="0"/>
<pin id="789" dir="0" index="2" bw="5" slack="0"/>
<pin id="790" dir="0" index="3" bw="6" slack="0"/>
<pin id="791" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln153_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="1"/>
<pin id="799" dir="0" index="2" bw="8" slack="0"/>
<pin id="800" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln153_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="1"/>
<pin id="806" dir="0" index="2" bw="8" slack="0"/>
<pin id="807" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153_1/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="icmp_ln154_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="14" slack="1"/>
<pin id="812" dir="0" index="1" bw="8" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln154_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="14" slack="1"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154_1/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="20" slack="0"/>
<pin id="823" dir="0" index="2" bw="5" slack="0"/>
<pin id="824" dir="0" index="3" bw="6" slack="0"/>
<pin id="825" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_ln155_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="1"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="icmp_ln155_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="14" slack="1"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155_1/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="trunc_ln4_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="20" slack="0"/>
<pin id="843" dir="0" index="2" bw="5" slack="0"/>
<pin id="844" dir="0" index="3" bw="6" slack="0"/>
<pin id="845" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/9 "/>
</bind>
</comp>

<comp id="850" class="1004" name="select_ln155_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="1"/>
<pin id="853" dir="0" index="2" bw="8" slack="0"/>
<pin id="854" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="select_ln155_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="1"/>
<pin id="860" dir="0" index="2" bw="8" slack="0"/>
<pin id="861" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155_1/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="select_ln154_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="1"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="select_ln154_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="1"/>
<pin id="874" dir="0" index="2" bw="8" slack="0"/>
<pin id="875" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_1/9 "/>
</bind>
</comp>

<comp id="878" class="1004" name="p_0_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="24" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="1"/>
<pin id="881" dir="0" index="2" bw="8" slack="1"/>
<pin id="882" dir="0" index="3" bw="8" slack="1"/>
<pin id="883" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="886" class="1007" name="grp_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="12" slack="0"/>
<pin id="890" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln147/3 add_ln147/5 "/>
</bind>
</comp>

<comp id="894" class="1007" name="grp_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_1/3 "/>
</bind>
</comp>

<comp id="900" class="1007" name="grp_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="0" index="2" bw="12" slack="0"/>
<pin id="904" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln149/3 add_ln149/5 "/>
</bind>
</comp>

<comp id="908" class="1007" name="grp_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="0"/>
<pin id="911" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln149_1/3 "/>
</bind>
</comp>

<comp id="914" class="1007" name="grp_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="0"/>
<pin id="916" dir="0" index="1" bw="8" slack="0"/>
<pin id="917" dir="0" index="2" bw="12" slack="0"/>
<pin id="918" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln151/3 add_ln151/5 "/>
</bind>
</comp>

<comp id="922" class="1007" name="grp_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="0" index="1" bw="8" slack="0"/>
<pin id="925" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln151_1/3 "/>
</bind>
</comp>

<comp id="928" class="1007" name="grp_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="16" slack="0"/>
<pin id="931" dir="0" index="2" bw="22" slack="0"/>
<pin id="932" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln147_2/4 sext_ln147_1/6 add_ln147_2/6 "/>
</bind>
</comp>

<comp id="937" class="1007" name="grp_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="0" index="1" bw="16" slack="0"/>
<pin id="940" dir="0" index="2" bw="22" slack="0"/>
<pin id="941" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln149_2/4 sext_ln149_1/6 add_ln149_2/6 "/>
</bind>
</comp>

<comp id="946" class="1007" name="grp_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="0" index="1" bw="16" slack="0"/>
<pin id="949" dir="0" index="2" bw="22" slack="0"/>
<pin id="950" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln151_2/4 sext_ln151_1/6 add_ln151_2/6 "/>
</bind>
</comp>

<comp id="955" class="1005" name="x_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="12" slack="0"/>
<pin id="957" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="962" class="1005" name="p_read_5_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="10" slack="5"/>
<pin id="964" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="967" class="1005" name="p_read_6_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="10" slack="5"/>
<pin id="969" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="972" class="1005" name="p_read_7_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="5"/>
<pin id="974" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="977" class="1005" name="p_read_8_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="5"/>
<pin id="979" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="982" class="1005" name="p_read_9_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="5"/>
<pin id="984" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="987" class="1005" name="p_read_10_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="10" slack="5"/>
<pin id="989" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="992" class="1005" name="p_read_11_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="7"/>
<pin id="994" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="997" class="1005" name="p_read_12_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="7"/>
<pin id="999" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="p_read_13_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="7"/>
<pin id="1004" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="p_read_14_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="7"/>
<pin id="1009" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="p_read_15_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="3"/>
<pin id="1014" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="p_read_16_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="3"/>
<pin id="1019" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="p_read_17_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="2"/>
<pin id="1024" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_17 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="p_read_18_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="2"/>
<pin id="1029" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_18 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="p_read_19_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="2"/>
<pin id="1034" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="p_read_20_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="2"/>
<pin id="1039" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="p_read_21_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="3"/>
<pin id="1044" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_read_21 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="p_read_22_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="3"/>
<pin id="1049" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_read_22 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="p_read_23_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="2"/>
<pin id="1054" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_23 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="p_read_24_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="2"/>
<pin id="1059" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_24 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="p_read_25_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="2"/>
<pin id="1064" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_25 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="p_read_26_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="2"/>
<pin id="1069" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_26 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="p_read_27_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="3"/>
<pin id="1074" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_read_27 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="p_read_28_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="3"/>
<pin id="1079" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_read_28 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="p_read_29_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="2"/>
<pin id="1084" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_29 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="p_read_30_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="2"/>
<pin id="1089" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_30 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="p_read_31_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="2"/>
<pin id="1094" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_31 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="p_read_32_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="2"/>
<pin id="1099" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_32 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="cmp17_not_read_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp17_not_read "/>
</bind>
</comp>

<comp id="1107" class="1005" name="icmp_ln91_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="8"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="or_ln105_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln105_1 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="Rpix_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="1"/>
<pin id="1118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Rpix "/>
</bind>
</comp>

<comp id="1121" class="1005" name="Gpix_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="1"/>
<pin id="1123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Gpix "/>
</bind>
</comp>

<comp id="1126" class="1005" name="Bpix_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="2"/>
<pin id="1128" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Bpix "/>
</bind>
</comp>

<comp id="1131" class="1005" name="or_ln105_2_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="1"/>
<pin id="1133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln105_2 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="sext_ln63_1_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="24" slack="1"/>
<pin id="1151" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="sext_ln63_2_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="24" slack="1"/>
<pin id="1156" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_2 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="sext_ln63_4_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="24" slack="1"/>
<pin id="1161" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_4 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="sext_ln63_5_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="24" slack="1"/>
<pin id="1166" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_5 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="sext_ln63_7_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="24" slack="1"/>
<pin id="1171" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_7 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="sext_ln63_8_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="24" slack="1"/>
<pin id="1176" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_8 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="zext_ln61_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="24" slack="1"/>
<pin id="1181" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="zext_ln61_1_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="24" slack="1"/>
<pin id="1188" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="zext_ln145_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="24" slack="1"/>
<pin id="1195" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="sext_ln63_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="24" slack="1"/>
<pin id="1202" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="sext_ln63_3_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="24" slack="1"/>
<pin id="1207" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_3 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="sext_ln63_6_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="24" slack="1"/>
<pin id="1212" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_6 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="sext_ln64_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="25" slack="1"/>
<pin id="1217" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln64 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="sext_ln64_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="25" slack="1"/>
<pin id="1222" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln64_1 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="sext_ln64_2_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="25" slack="1"/>
<pin id="1227" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln64_2 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="mul_ln147_1_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="24" slack="1"/>
<pin id="1232" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln147_1 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="add_ln147_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="24" slack="1"/>
<pin id="1238" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln147 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="mul_ln149_1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="24" slack="1"/>
<pin id="1244" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln149_1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="add_ln149_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="24" slack="1"/>
<pin id="1250" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln149 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="mul_ln151_1_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="24" slack="1"/>
<pin id="1256" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln151_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="add_ln151_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="24" slack="1"/>
<pin id="1262" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln151 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="add_ln147_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="25" slack="1"/>
<pin id="1268" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln147_1 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="trunc_ln147_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="20" slack="2"/>
<pin id="1273" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln147 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="add_ln147_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="25" slack="1"/>
<pin id="1278" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln147_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="trunc_ln147_1_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="20" slack="2"/>
<pin id="1283" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln147_1 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="add_ln149_1_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="25" slack="1"/>
<pin id="1288" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln149_1 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="trunc_ln149_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="20" slack="2"/>
<pin id="1293" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln149 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="add_ln149_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="25" slack="1"/>
<pin id="1298" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln149_2 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="trunc_ln149_1_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="20" slack="2"/>
<pin id="1303" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln149_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="add_ln151_1_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="25" slack="1"/>
<pin id="1308" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln151_1 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="trunc_ln151_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="20" slack="2"/>
<pin id="1313" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln151 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="add_ln151_2_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="25" slack="1"/>
<pin id="1318" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln151_2 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="trunc_ln151_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="20" slack="2"/>
<pin id="1323" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln151_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="max_val_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="8" slack="1"/>
<pin id="1328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="1334" class="1005" name="min_val_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="1"/>
<pin id="1336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_val "/>
</bind>
</comp>

<comp id="1342" class="1005" name="Rres_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="14" slack="1"/>
<pin id="1344" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Rres "/>
</bind>
</comp>

<comp id="1348" class="1005" name="Gres_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="14" slack="1"/>
<pin id="1350" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Gres "/>
</bind>
</comp>

<comp id="1354" class="1005" name="Bres_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="14" slack="1"/>
<pin id="1356" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Bres "/>
</bind>
</comp>

<comp id="1360" class="1005" name="select_ln153_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="1"/>
<pin id="1362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln153_1 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="select_ln155_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="1"/>
<pin id="1367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="select_ln154_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="8" slack="1"/>
<pin id="1372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="82" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="82" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="82" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="82" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="84" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="86" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="86" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="86" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="86" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="86" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="86" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="86" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="86" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="86" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="86" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="86" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="86" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="86" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="86" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="86" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="86" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="88" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="86" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="90" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="0" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="102" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="2" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="138" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="68" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="92" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="360" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="336" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="363" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="330" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="324" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="373" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="363" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="330" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="363" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="324" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="391" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="379" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="100" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="385" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="318" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="360" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="92" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="342" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="104" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="342" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="106" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="108" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="104" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="342" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="110" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="112" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="505"><net_src comp="497" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="492" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="487" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="482" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="477" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="472" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="553"><net_src comp="545" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="540" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="535" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="572"><net_src comp="116" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="118" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="589"><net_src comp="116" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="118" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="606"><net_src comp="116" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="118" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="601" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="627"><net_src comp="616" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="613" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="650"><net_src comp="639" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="636" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="642" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="673"><net_src comp="662" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="659" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="665" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="692" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="120" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="122" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="124" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="714" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="732"><net_src comp="120" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="122" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="124" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="736" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="754"><net_src comp="120" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="122" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="124" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="780"><net_src comp="758" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="761" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="126" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="764" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="122" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="128" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="801"><net_src comp="781" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="786" pin="4"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="776" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="796" pin="3"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="758" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="761" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="826"><net_src comp="126" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="768" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="122" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="829"><net_src comp="128" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="834"><net_src comp="758" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="761" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="126" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="772" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="122" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="128" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="855"><net_src comp="835" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="840" pin="4"/><net_sink comp="850" pin=2"/></net>

<net id="862"><net_src comp="830" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="850" pin="3"/><net_sink comp="857" pin=2"/></net>

<net id="869"><net_src comp="815" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="820" pin="4"/><net_sink comp="864" pin=2"/></net>

<net id="876"><net_src comp="810" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="864" pin="3"/><net_sink comp="871" pin=2"/></net>

<net id="884"><net_src comp="136" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="878" pin="4"/><net_sink comp="348" pin=2"/></net>

<net id="891"><net_src comp="522" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="526" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="114" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="898"><net_src comp="518" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="529" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="514" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="526" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="114" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="912"><net_src comp="510" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="529" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="919"><net_src comp="506" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="526" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="114" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="502" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="529" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="933"><net_src comp="532" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="558" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="609" pin="1"/><net_sink comp="928" pin=2"/></net>

<net id="936"><net_src comp="928" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="942"><net_src comp="532" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="554" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="592" pin="1"/><net_sink comp="937" pin=2"/></net>

<net id="945"><net_src comp="937" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="951"><net_src comp="532" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="550" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="575" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="954"><net_src comp="946" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="958"><net_src comp="140" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="965"><net_src comp="144" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="970"><net_src comp="150" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="975"><net_src comp="156" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="980"><net_src comp="162" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="985"><net_src comp="168" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="990"><net_src comp="174" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="995"><net_src comp="180" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="1000"><net_src comp="186" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1005"><net_src comp="192" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="1010"><net_src comp="198" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1015"><net_src comp="204" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="1020"><net_src comp="210" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1025"><net_src comp="216" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1030"><net_src comp="222" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1035"><net_src comp="228" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1040"><net_src comp="234" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1045"><net_src comp="240" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1050"><net_src comp="246" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1055"><net_src comp="252" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1060"><net_src comp="258" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1065"><net_src comp="264" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1070"><net_src comp="270" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1075"><net_src comp="276" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1080"><net_src comp="282" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1085"><net_src comp="288" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1090"><net_src comp="294" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1095"><net_src comp="300" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1100"><net_src comp="306" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1105"><net_src comp="312" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1110"><net_src comp="367" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="427" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1119"><net_src comp="444" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1124"><net_src comp="448" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1129"><net_src comp="458" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1134"><net_src comp="468" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1137"><net_src comp="1131" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1138"><net_src comp="1131" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1139"><net_src comp="1131" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1140"><net_src comp="1131" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1141"><net_src comp="1131" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1142"><net_src comp="1131" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1143"><net_src comp="1131" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1144"><net_src comp="1131" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1145"><net_src comp="1131" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1146"><net_src comp="1131" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1147"><net_src comp="1131" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1148"><net_src comp="1131" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1152"><net_src comp="502" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1157"><net_src comp="506" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1162"><net_src comp="510" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1167"><net_src comp="514" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1172"><net_src comp="518" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1177"><net_src comp="522" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1182"><net_src comp="526" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1185"><net_src comp="1179" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1189"><net_src comp="529" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1192"><net_src comp="1186" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1196"><net_src comp="532" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1199"><net_src comp="1193" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1203"><net_src comp="550" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1208"><net_src comp="554" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1213"><net_src comp="558" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1218"><net_src comp="575" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1223"><net_src comp="592" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1228"><net_src comp="609" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1233"><net_src comp="894" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1239"><net_src comp="886" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1245"><net_src comp="908" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1251"><net_src comp="900" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1257"><net_src comp="922" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1263"><net_src comp="914" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1269"><net_src comp="623" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1274"><net_src comp="629" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1279"><net_src comp="928" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1284"><net_src comp="633" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1289"><net_src comp="646" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1294"><net_src comp="652" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1299"><net_src comp="937" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1304"><net_src comp="656" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1309"><net_src comp="669" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1314"><net_src comp="675" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1319"><net_src comp="946" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1324"><net_src comp="679" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1329"><net_src comp="682" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1333"><net_src comp="1326" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1337"><net_src comp="687" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1341"><net_src comp="1334" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1345"><net_src comp="704" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1351"><net_src comp="726" pin="4"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1357"><net_src comp="748" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1363"><net_src comp="803" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="878" pin=3"/></net>

<net id="1368"><net_src comp="857" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1373"><net_src comp="871" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="878" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_csc | {10 }
 - Input state : 
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : add_ln89 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : stream_in_hresampled | {2 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read1 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : cmp20_not | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : cmp17_not | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read4 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read18 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read5 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read19 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read6 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read20 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read7 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read21 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read8 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read22 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read9 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read23 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read10 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read24 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read11 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read25 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read12 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read26 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read17 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read31 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read16 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read30 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read15 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read29 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read14 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read28 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read13 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_91_2 : p_read27 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_5 : 1
		zext_ln91 : 2
		icmp_ln91 : 2
		br_ln91 : 3
		icmp_ln103 : 3
		icmp_ln103_1 : 3
		or_ln103 : 4
		icmp_ln104 : 3
		icmp_ln104_1 : 3
		and_ln104 : 4
		or_ln105 : 4
		xor_ln105 : 4
		and_ln105 : 4
		or_ln105_1 : 4
		x_6 : 2
		store_ln91 : 3
	State 2
	State 3
		sext_ln63_1 : 1
		sext_ln63_2 : 1
		sext_ln63_4 : 1
		sext_ln63_5 : 1
		sext_ln63_7 : 1
		sext_ln63_8 : 1
		mul_ln147 : 2
		mul_ln147_1 : 2
		mul_ln149 : 2
		mul_ln149_1 : 2
		mul_ln151 : 2
		mul_ln151_1 : 2
	State 4
		sext_ln63 : 1
		sext_ln63_3 : 1
		sext_ln63_6 : 1
		mul_ln147_2 : 2
		mul_ln149_2 : 2
		mul_ln151_2 : 2
	State 5
		add_ln147 : 1
		add_ln149 : 1
		add_ln151 : 1
	State 6
		offsetB : 1
		sext_ln64 : 2
		offsetG : 1
		sext_ln64_1 : 2
		offsetR : 1
		sext_ln64_2 : 2
		sext_ln147_1 : 1
		add_ln147_2 : 3
		sext_ln149_1 : 1
		add_ln149_2 : 3
		sext_ln151_1 : 1
		add_ln151_2 : 3
	State 7
		add_ln147_1 : 1
		trunc_ln147 : 1
		trunc_ln147_1 : 1
		add_ln149_1 : 1
		trunc_ln149 : 1
		trunc_ln149_1 : 1
		add_ln151_1 : 1
		trunc_ln151 : 1
		trunc_ln151_1 : 1
	State 8
		add_ln147_3 : 1
		Rres : 2
		add_ln149_3 : 1
		Gres : 2
		add_ln151_3 : 1
		Bres : 2
	State 9
		icmp_ln153 : 1
		icmp_ln153_1 : 1
		trunc_ln : 1
		select_ln153 : 2
		select_ln153_1 : 3
		icmp_ln154 : 1
		icmp_ln154_1 : 1
		trunc_ln3 : 1
		icmp_ln155 : 1
		icmp_ln155_1 : 1
		trunc_ln4 : 1
		select_ln155 : 2
		select_ln155_1 : 3
		select_ln154 : 2
		select_ln154_1 : 3
	State 10
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |               x_6_fu_433              |    0    |    0    |    12   |
|          |           add_ln147_5_fu_619          |    0    |    0    |    31   |
|          |           add_ln147_1_fu_623          |    0    |    0    |    31   |
|          |           add_ln149_5_fu_642          |    0    |    0    |    31   |
|          |           add_ln149_1_fu_646          |    0    |    0    |    31   |
|          |           add_ln151_5_fu_665          |    0    |    0    |    31   |
|    add   |           add_ln151_1_fu_669          |    0    |    0    |    31   |
|          |           add_ln147_3_fu_698          |    0    |    0    |    32   |
|          |           add_ln149_3_fu_720          |    0    |    0    |    32   |
|          |           add_ln151_3_fu_742          |    0    |    0    |    32   |
|          |           add_ln147_4_fu_764          |    0    |    0    |    27   |
|          |           add_ln149_4_fu_768          |    0    |    0    |    27   |
|          |           add_ln151_4_fu_772          |    0    |    0    |    27   |
|----------|---------------------------------------|---------|---------|---------|
|          |             coef11_fu_472             |    0    |    0    |    16   |
|          |             coef12_fu_477             |    0    |    0    |    16   |
|          |             coef21_fu_482             |    0    |    0    |    16   |
|          |             coef22_fu_487             |    0    |    0    |    16   |
|          |             coef31_fu_492             |    0    |    0    |    16   |
|          |             coef32_fu_497             |    0    |    0    |    16   |
|          |             coef13_fu_535             |    0    |    0    |    16   |
|          |             coef23_fu_540             |    0    |    0    |    16   |
|          |             coef33_fu_545             |    0    |    0    |    16   |
|  select  |         select_ln105_11_fu_562        |    0    |    0    |    10   |
|          |         select_ln105_12_fu_579        |    0    |    0    |    10   |
|          |         select_ln105_13_fu_596        |    0    |    0    |    10   |
|          |             max_val_fu_682            |    0    |    0    |    8    |
|          |             min_val_fu_687            |    0    |    0    |    8    |
|          |          select_ln153_fu_796          |    0    |    0    |    8    |
|          |         select_ln153_1_fu_803         |    0    |    0    |    8    |
|          |          select_ln155_fu_850          |    0    |    0    |    8    |
|          |         select_ln155_1_fu_857         |    0    |    0    |    8    |
|          |          select_ln154_fu_864          |    0    |    0    |    8    |
|          |         select_ln154_1_fu_871         |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |            icmp_ln91_fu_367           |    0    |    0    |    12   |
|          |           icmp_ln103_fu_373           |    0    |    0    |    13   |
|          |          icmp_ln103_1_fu_379          |    0    |    0    |    13   |
|          |           icmp_ln104_fu_391           |    0    |    0    |    13   |
|          |          icmp_ln104_1_fu_397          |    0    |    0    |    13   |
|   icmp   |           icmp_ln153_fu_776           |    0    |    0    |    12   |
|          |          icmp_ln153_1_fu_781          |    0    |    0    |    12   |
|          |           icmp_ln154_fu_810           |    0    |    0    |    12   |
|          |          icmp_ln154_1_fu_815          |    0    |    0    |    12   |
|          |           icmp_ln155_fu_830           |    0    |    0    |    12   |
|          |          icmp_ln155_1_fu_835          |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|          |            or_ln103_fu_385            |    0    |    0    |    2    |
|    or    |            or_ln105_fu_409            |    0    |    0    |    2    |
|          |           or_ln105_1_fu_427           |    0    |    0    |    2    |
|          |           or_ln105_2_fu_468           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |               grp_fu_886              |    1    |    0    |    0    |
|          |               grp_fu_900              |    1    |    0    |    0    |
|  muladd  |               grp_fu_914              |    1    |    0    |    0    |
|          |               grp_fu_928              |    1    |    0    |    0    |
|          |               grp_fu_937              |    1    |    0    |    0    |
|          |               grp_fu_946              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|    and   |            and_ln104_fu_403           |    0    |    0    |    2    |
|          |            and_ln105_fu_421           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |               grp_fu_894              |    1    |    0    |    0    |
|    mul   |               grp_fu_908              |    1    |    0    |    0    |
|          |               grp_fu_922              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|    xor   |            xor_ln105_fu_415           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |          p_read_5_read_fu_144         |    0    |    0    |    0    |
|          |          p_read_6_read_fu_150         |    0    |    0    |    0    |
|          |          p_read_7_read_fu_156         |    0    |    0    |    0    |
|          |          p_read_8_read_fu_162         |    0    |    0    |    0    |
|          |          p_read_9_read_fu_168         |    0    |    0    |    0    |
|          |         p_read_10_read_fu_174         |    0    |    0    |    0    |
|          |         p_read_11_read_fu_180         |    0    |    0    |    0    |
|          |         p_read_12_read_fu_186         |    0    |    0    |    0    |
|          |         p_read_13_read_fu_192         |    0    |    0    |    0    |
|          |         p_read_14_read_fu_198         |    0    |    0    |    0    |
|          |         p_read_15_read_fu_204         |    0    |    0    |    0    |
|          |         p_read_16_read_fu_210         |    0    |    0    |    0    |
|          |         p_read_17_read_fu_216         |    0    |    0    |    0    |
|          |         p_read_18_read_fu_222         |    0    |    0    |    0    |
|          |         p_read_19_read_fu_228         |    0    |    0    |    0    |
|          |         p_read_20_read_fu_234         |    0    |    0    |    0    |
|   read   |         p_read_21_read_fu_240         |    0    |    0    |    0    |
|          |         p_read_22_read_fu_246         |    0    |    0    |    0    |
|          |         p_read_23_read_fu_252         |    0    |    0    |    0    |
|          |         p_read_24_read_fu_258         |    0    |    0    |    0    |
|          |         p_read_25_read_fu_264         |    0    |    0    |    0    |
|          |         p_read_26_read_fu_270         |    0    |    0    |    0    |
|          |         p_read_27_read_fu_276         |    0    |    0    |    0    |
|          |         p_read_28_read_fu_282         |    0    |    0    |    0    |
|          |         p_read_29_read_fu_288         |    0    |    0    |    0    |
|          |         p_read_30_read_fu_294         |    0    |    0    |    0    |
|          |         p_read_31_read_fu_300         |    0    |    0    |    0    |
|          |         p_read_32_read_fu_306         |    0    |    0    |    0    |
|          |       cmp17_not_read_read_fu_312      |    0    |    0    |    0    |
|          |       cmp20_not_read_read_fu_318      |    0    |    0    |    0    |
|          |         p_read_33_read_fu_324         |    0    |    0    |    0    |
|          |          p_read32_read_fu_330         |    0    |    0    |    0    |
|          |       add_ln89_read_read_fu_336       |    0    |    0    |    0    |
|          | stream_in_hresampled_read_read_fu_342 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |        write_ln174_write_fu_348       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln91_fu_363           |    0    |    0    |    0    |
|          |            zext_ln61_fu_526           |    0    |    0    |    0    |
|   zext   |           zext_ln61_1_fu_529          |    0    |    0    |    0    |
|          |           zext_ln145_fu_532           |    0    |    0    |    0    |
|          |            zext_ln65_fu_758           |    0    |    0    |    0    |
|          |           zext_ln65_1_fu_761          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              Rpix_fu_444              |    0    |    0    |    0    |
|          |           trunc_ln147_fu_629          |    0    |    0    |    0    |
|          |          trunc_ln147_1_fu_633         |    0    |    0    |    0    |
|   trunc  |           trunc_ln149_fu_652          |    0    |    0    |    0    |
|          |          trunc_ln149_1_fu_656         |    0    |    0    |    0    |
|          |           trunc_ln151_fu_675          |    0    |    0    |    0    |
|          |          trunc_ln151_1_fu_679         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              Gpix_fu_448              |    0    |    0    |    0    |
|          |              Bpix_fu_458              |    0    |    0    |    0    |
|          |              Rres_fu_704              |    0    |    0    |    0    |
|partselect|              Gres_fu_726              |    0    |    0    |    0    |
|          |              Bres_fu_748              |    0    |    0    |    0    |
|          |            trunc_ln_fu_786            |    0    |    0    |    0    |
|          |            trunc_ln3_fu_820           |    0    |    0    |    0    |
|          |            trunc_ln4_fu_840           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           sext_ln63_1_fu_502          |    0    |    0    |    0    |
|          |           sext_ln63_2_fu_506          |    0    |    0    |    0    |
|          |           sext_ln63_4_fu_510          |    0    |    0    |    0    |
|          |           sext_ln63_5_fu_514          |    0    |    0    |    0    |
|          |           sext_ln63_7_fu_518          |    0    |    0    |    0    |
|          |           sext_ln63_8_fu_522          |    0    |    0    |    0    |
|          |            sext_ln63_fu_550           |    0    |    0    |    0    |
|          |           sext_ln63_3_fu_554          |    0    |    0    |    0    |
|          |           sext_ln63_6_fu_558          |    0    |    0    |    0    |
|          |            sext_ln64_fu_575           |    0    |    0    |    0    |
|          |           sext_ln64_1_fu_592          |    0    |    0    |    0    |
|   sext   |           sext_ln64_2_fu_609          |    0    |    0    |    0    |
|          |           sext_ln147_fu_613           |    0    |    0    |    0    |
|          |          sext_ln147_2_fu_616          |    0    |    0    |    0    |
|          |           sext_ln149_fu_636           |    0    |    0    |    0    |
|          |          sext_ln149_2_fu_639          |    0    |    0    |    0    |
|          |           sext_ln151_fu_659           |    0    |    0    |    0    |
|          |          sext_ln151_2_fu_662          |    0    |    0    |    0    |
|          |          sext_ln147_3_fu_692          |    0    |    0    |    0    |
|          |          sext_ln147_4_fu_695          |    0    |    0    |    0    |
|          |          sext_ln149_3_fu_714          |    0    |    0    |    0    |
|          |          sext_ln149_4_fu_717          |    0    |    0    |    0    |
|          |          sext_ln151_3_fu_736          |    0    |    0    |    0    |
|          |          sext_ln151_4_fu_739          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             offsetB_fu_567            |    0    |    0    |    0    |
|bitconcatenate|             offsetG_fu_584            |    0    |    0    |    0    |
|          |             offsetR_fu_601            |    0    |    0    |    0    |
|          |               p_0_fu_878              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    9    |    0    |   763   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     Bpix_reg_1126     |    8   |
|     Bres_reg_1354     |   14   |
|     Gpix_reg_1121     |    8   |
|     Gres_reg_1348     |   14   |
|     Rpix_reg_1116     |    8   |
|     Rres_reg_1342     |   14   |
|  add_ln147_1_reg_1266 |   25   |
|  add_ln147_2_reg_1276 |   25   |
|   add_ln147_reg_1236  |   24   |
|  add_ln149_1_reg_1286 |   25   |
|  add_ln149_2_reg_1296 |   25   |
|   add_ln149_reg_1248  |   24   |
|  add_ln151_1_reg_1306 |   25   |
|  add_ln151_2_reg_1316 |   25   |
|   add_ln151_reg_1260  |   24   |
|cmp17_not_read_reg_1102|    1   |
|   icmp_ln91_reg_1107  |    1   |
|    max_val_reg_1326   |    8   |
|    min_val_reg_1334   |    8   |
|  mul_ln147_1_reg_1230 |   24   |
|  mul_ln149_1_reg_1242 |   24   |
|  mul_ln151_1_reg_1254 |   24   |
|  or_ln105_1_reg_1111  |    1   |
|  or_ln105_2_reg_1131  |    1   |
|   p_read_10_reg_987   |   10   |
|   p_read_11_reg_992   |    8   |
|   p_read_12_reg_997   |    8   |
|   p_read_13_reg_1002  |    8   |
|   p_read_14_reg_1007  |    8   |
|   p_read_15_reg_1012  |   16   |
|   p_read_16_reg_1017  |   16   |
|   p_read_17_reg_1022  |   16   |
|   p_read_18_reg_1027  |   16   |
|   p_read_19_reg_1032  |   16   |
|   p_read_20_reg_1037  |   16   |
|   p_read_21_reg_1042  |   16   |
|   p_read_22_reg_1047  |   16   |
|   p_read_23_reg_1052  |   16   |
|   p_read_24_reg_1057  |   16   |
|   p_read_25_reg_1062  |   16   |
|   p_read_26_reg_1067  |   16   |
|   p_read_27_reg_1072  |   16   |
|   p_read_28_reg_1077  |   16   |
|   p_read_29_reg_1082  |   16   |
|   p_read_30_reg_1087  |   16   |
|   p_read_31_reg_1092  |   16   |
|   p_read_32_reg_1097  |   16   |
|    p_read_5_reg_962   |   10   |
|    p_read_6_reg_967   |   10   |
|    p_read_7_reg_972   |   10   |
|    p_read_8_reg_977   |   10   |
|    p_read_9_reg_982   |   10   |
|select_ln153_1_reg_1360|    8   |
|select_ln154_1_reg_1370|    8   |
|select_ln155_1_reg_1365|    8   |
|  sext_ln63_1_reg_1149 |   24   |
|  sext_ln63_2_reg_1154 |   24   |
|  sext_ln63_3_reg_1205 |   24   |
|  sext_ln63_4_reg_1159 |   24   |
|  sext_ln63_5_reg_1164 |   24   |
|  sext_ln63_6_reg_1210 |   24   |
|  sext_ln63_7_reg_1169 |   24   |
|  sext_ln63_8_reg_1174 |   24   |
|   sext_ln63_reg_1200  |   24   |
|  sext_ln64_1_reg_1220 |   25   |
|  sext_ln64_2_reg_1225 |   25   |
|   sext_ln64_reg_1215  |   25   |
| trunc_ln147_1_reg_1281|   20   |
|  trunc_ln147_reg_1271 |   20   |
| trunc_ln149_1_reg_1301|   20   |
|  trunc_ln149_reg_1291 |   20   |
| trunc_ln151_1_reg_1321|   20   |
|  trunc_ln151_reg_1311 |   20   |
|       x_reg_955       |   12   |
|  zext_ln145_reg_1193  |   24   |
|  zext_ln61_1_reg_1186 |   24   |
|   zext_ln61_reg_1179  |   24   |
+-----------------------+--------+
|         Total         |  1279  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_886 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_886 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_894 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_894 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_900 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_900 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_908 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_908 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_914 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_914 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_922 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_922 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_928 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_928 |  p1  |   3  |  16  |   48   ||    14   |
| grp_fu_937 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_937 |  p1  |   3  |  16  |   48   ||    14   |
| grp_fu_946 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_946 |  p1  |   3  |  16  |   48   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   480  || 28.9419 ||   177   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   763  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   177  |
|  Register |    -   |    -   |  1279  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   28   |  1279  |   940  |
+-----------+--------+--------+--------+--------+
