Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 18:19:53 2020
| Host         : DESKTOP-8Q3MBT1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_Demo_Verilog_timing_summary_routed.rpt -pb Gyro_Demo_Verilog_timing_summary_routed.pb -rpx Gyro_Demo_Verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Demo_Verilog
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 750 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.558        0.000                      0                 1086        0.047        0.000                      0                 1086        3.000        0.000                       0                   756  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_1    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_1_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1          1.558        0.000                      0                 1086        0.122        0.000                      0                 1086        4.500        0.000                       0                   752  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1        1.559        0.000                      0                 1086        0.122        0.000                      0                 1086        4.500        0.000                       0                   752  
  clkfbout_clk_wiz_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          1.558        0.000                      0                 1086        0.047        0.000                      0                 1086  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        1.558        0.000                      0                 1086        0.047        0.000                      0                 1086  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 fall@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.653ns (48.283%)  route 1.771ns (51.717%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 3.607 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         0.988     0.662    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X3Y10          LUT4 (Prop_lut4_I1_O)        0.124     0.786 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.786    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.318 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.318    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.546 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.782     2.329    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X6Y8           LUT2 (Prop_lut2_I0_O)        0.313     2.642 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.642    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.516     3.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.585     4.192    
                         clock uncertainty           -0.074     4.118    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.082     4.200    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.200    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/UART_CLK/flag_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        1.242ns  (logic 0.648ns (52.167%)  route 0.594ns (47.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 4.217 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.636     4.217    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDCE (Prop_fdce_C_Q)         0.524     4.741 r  UART0_Ctrl/UART0/UART_CLK/flag_reg/Q
                         net (fo=1, routed)           0.594     5.335    UART0_Ctrl/UART0/UART_CLK/flag
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  UART0_Ctrl/UART0/UART_CLK/clk_uart_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     5.459    UART0_Ctrl/UART0/UART_Tx0/clk_UART
    SLICE_X6Y7           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X6Y7           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.077     9.195    UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.444ns (24.248%)  route 4.511ns (75.752%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.989     5.049    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.173 r  UART0_Ctrl/UART_Package_CLK/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.173    UART0_Ctrl/UART_Package_CLK/cnt[2]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART_Package_CLK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 1.472ns (24.603%)  route 4.511ns (75.397%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.989     5.049    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.152     5.201 r  UART0_Ctrl/UART_Package_CLK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     5.201    UART0_Ctrl/UART_Package_CLK/cnt[3]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.444ns (25.091%)  route 4.311ns (74.909%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.789     4.849    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.973 r  UART0_Ctrl/UART_Package_CLK/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.973    UART0_Ctrl/UART_Package_CLK/cnt[4]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART_Package_CLK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.474ns (25.479%)  route 4.311ns (74.521%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.789     4.849    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.154     5.003 r  UART0_Ctrl/UART_Package_CLK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.003    UART0_Ctrl/UART_Package_CLK/cnt[5]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.444ns (25.748%)  route 4.164ns (74.252%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.642     4.702    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.124     4.826 r  UART0_Ctrl/UART_Package_CLK/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     4.826    UART0_Ctrl/UART_Package_CLK/cnt[8]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.032     9.133    UART0_Ctrl/UART_Package_CLK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.470ns (26.091%)  route 4.164ns (73.909%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.642     4.702    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.150     4.852 r  UART0_Ctrl/UART_Package_CLK/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     4.852    UART0_Ctrl/UART_Package_CLK/cnt[9]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.444ns (25.966%)  route 4.117ns (74.034%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.595     4.655    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I1_O)        0.124     4.779 r  UART0_Ctrl/UART_Package_CLK/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.779    UART0_Ctrl/UART_Package_CLK/cnt[0]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029     9.130    UART0_Ctrl/UART_Package_CLK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.438ns (25.886%)  route 4.117ns (74.114%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.595     4.655    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.118     4.773 r  UART0_Ctrl/UART_Package_CLK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.773    UART0_Ctrl/UART_Package_CLK/cnt[1]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  4.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Gyro_0/read_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    Gyro_0/clk_out1
    SLICE_X7Y3           FDCE                                         r  Gyro_0/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  Gyro_0/read_addr_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.361    Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]_0[4]
    SLICE_X7Y3           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y3           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/C
                         clock pessimism              0.233    -0.558    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.075    -0.483    Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.566    -0.560    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.363    UART0_Ctrl/UART0/UART_Tx0/Q[2]
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.836    -0.793    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.075    -0.485    UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Gyro_0/en_gyro_read_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.569    -0.557    Gyro_0/clk_out1
    SLICE_X7Y1           FDCE                                         r  Gyro_0/en_gyro_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  Gyro_0/en_gyro_read_reg/Q
                         net (fo=1, routed)           0.056    -0.360    Gyro_0/Gyro_Read_Data_0/en_i_reg[0]_0[0]
    SLICE_X7Y1           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.839    -0.790    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y1           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/C
                         clock pessimism              0.233    -0.557    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.075    -0.482    Gyro_0/Gyro_Read_Data_0/en_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_en_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/en_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART_Package0/tx_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  UART0_Ctrl/UART_Package0/tx_en_o_reg/Q
                         net (fo=1, routed)           0.056    -0.361    UART0_Ctrl/UART0/UART_Tx0/i_en
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/en_i_reg/C
                         clock pessimism              0.233    -0.558    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.071    -0.487    UART0_Ctrl/UART0/UART_Tx0/en_i_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.566    -0.560    Gyro_0/Gyro_Read_Data_0/read_clock/clk_out1
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/Q
                         net (fo=2, routed)           0.067    -0.352    Gyro_0/Gyro_Read_Data_0/clk
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.836    -0.793    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X9Y6           FDCE (Hold_fdce_C_D)         0.075    -0.485    Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/magx_data_i_reg[12]/Q
                         net (fo=1, routed)           0.057    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[12]
    SLICE_X16Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_0[4]_i_1_n_0
    SLICE_X16Y2          FDCE                                         r  UART0_Ctrl/data_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y2          FDCE                                         r  UART0_Ctrl/data_0_reg[4]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X16Y2          FDCE (Hold_fdce_C_D)         0.092    -0.457    UART0_Ctrl/data_0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART0_Ctrl/anglex_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y1          FDCE                                         r  UART0_Ctrl/anglex_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/anglex_data_i_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.363    UART0_Ctrl/anglex_data_i_reg_n_0_[4]
    SLICE_X16Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  UART0_Ctrl/data_1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/data_1[4]_i_1_n_0
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X16Y1          FDCE (Hold_fdce_C_D)         0.092    -0.457    UART0_Ctrl/data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/reg_addr_l_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y4           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.330    Gyro_0/Gyro_Read_Data_0/reg_addr_l_o[5]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.045    -0.285 r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Gyro_0/Gyro_Read_Data_0_n_5
    SLICE_X6Y4           FDCE                                         r  Gyro_0/reg_addr_l_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    Gyro_0/clk_out1
    SLICE_X6Y4           FDCE                                         r  Gyro_0/reg_addr_l_o_reg[5]/C
                         clock pessimism              0.246    -0.545    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.120    -0.425    Gyro_0/reg_addr_l_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y1          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/magx_data_i_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.363    UART0_Ctrl/magx_data_i_reg_n_0_[0]
    SLICE_X16Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.318 r  UART0_Ctrl/data_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/data_1[0]_i_1_n_0
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X16Y1          FDCE (Hold_fdce_C_D)         0.091    -0.458    UART0_Ctrl/data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.330%)  route 0.119ns (45.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X16Y7          FDCE                                         r  UART0_Ctrl/data_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/data_1_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.305    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[11]
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[11]/C
                         clock pessimism              0.269    -0.526    
    SLICE_X14Y7          FDCE (Hold_fdce_C_D)         0.076    -0.450    UART0_Ctrl/UART_Package0/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    System_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y9       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y22      Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23      Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23      Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y9       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y9       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y22      Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    System_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 fall@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.653ns (48.283%)  route 1.771ns (51.717%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 3.607 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         0.988     0.662    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X3Y10          LUT4 (Prop_lut4_I1_O)        0.124     0.786 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.786    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.318 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.318    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.546 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.782     2.329    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X6Y8           LUT2 (Prop_lut2_I0_O)        0.313     2.642 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.642    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.516     3.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.585     4.192    
                         clock uncertainty           -0.074     4.119    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.082     4.201    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.201    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/UART_CLK/flag_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        1.242ns  (logic 0.648ns (52.167%)  route 0.594ns (47.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 4.217 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.636     4.217    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDCE (Prop_fdce_C_Q)         0.524     4.741 r  UART0_Ctrl/UART0/UART_CLK/flag_reg/Q
                         net (fo=1, routed)           0.594     5.335    UART0_Ctrl/UART0/UART_CLK/flag
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  UART0_Ctrl/UART0/UART_CLK/clk_uart_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     5.459    UART0_Ctrl/UART0/UART_Tx0/clk_UART
    SLICE_X6Y7           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X6Y7           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.119    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.077     9.196    UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          9.196    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.444ns (24.248%)  route 4.511ns (75.752%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.989     5.049    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.173 r  UART0_Ctrl/UART_Package_CLK/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.173    UART0_Ctrl/UART_Package_CLK/cnt[2]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031     9.133    UART0_Ctrl/UART_Package_CLK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 1.472ns (24.603%)  route 4.511ns (75.397%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.989     5.049    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.152     5.201 r  UART0_Ctrl/UART_Package_CLK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     5.201    UART0_Ctrl/UART_Package_CLK/cnt[3]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.177    UART0_Ctrl/UART_Package_CLK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.444ns (25.091%)  route 4.311ns (74.909%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.789     4.849    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.973 r  UART0_Ctrl/UART_Package_CLK/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.973    UART0_Ctrl/UART_Package_CLK/cnt[4]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031     9.133    UART0_Ctrl/UART_Package_CLK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.474ns (25.479%)  route 4.311ns (74.521%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.789     4.849    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.154     5.003 r  UART0_Ctrl/UART_Package_CLK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.003    UART0_Ctrl/UART_Package_CLK/cnt[5]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.177    UART0_Ctrl/UART_Package_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.444ns (25.748%)  route 4.164ns (74.252%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.642     4.702    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.124     4.826 r  UART0_Ctrl/UART_Package_CLK/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     4.826    UART0_Ctrl/UART_Package_CLK/cnt[8]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.032     9.134    UART0_Ctrl/UART_Package_CLK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.470ns (26.091%)  route 4.164ns (73.909%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.642     4.702    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.150     4.852 r  UART0_Ctrl/UART_Package_CLK/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     4.852    UART0_Ctrl/UART_Package_CLK/cnt[9]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.075     9.177    UART0_Ctrl/UART_Package_CLK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.444ns (25.966%)  route 4.117ns (74.034%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.595     4.655    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I1_O)        0.124     4.779 r  UART0_Ctrl/UART_Package_CLK/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.779    UART0_Ctrl/UART_Package_CLK/cnt[0]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029     9.131    UART0_Ctrl/UART_Package_CLK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.438ns (25.886%)  route 4.117ns (74.114%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.595     4.655    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.118     4.773 r  UART0_Ctrl/UART_Package_CLK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.773    UART0_Ctrl/UART_Package_CLK/cnt[1]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.177    UART0_Ctrl/UART_Package_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  4.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Gyro_0/read_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    Gyro_0/clk_out1
    SLICE_X7Y3           FDCE                                         r  Gyro_0/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  Gyro_0/read_addr_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.361    Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]_0[4]
    SLICE_X7Y3           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y3           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/C
                         clock pessimism              0.233    -0.558    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.075    -0.483    Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.566    -0.560    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.363    UART0_Ctrl/UART0/UART_Tx0/Q[2]
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.836    -0.793    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.075    -0.485    UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Gyro_0/en_gyro_read_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.569    -0.557    Gyro_0/clk_out1
    SLICE_X7Y1           FDCE                                         r  Gyro_0/en_gyro_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  Gyro_0/en_gyro_read_reg/Q
                         net (fo=1, routed)           0.056    -0.360    Gyro_0/Gyro_Read_Data_0/en_i_reg[0]_0[0]
    SLICE_X7Y1           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.839    -0.790    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y1           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/C
                         clock pessimism              0.233    -0.557    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.075    -0.482    Gyro_0/Gyro_Read_Data_0/en_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_en_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/en_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART_Package0/tx_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  UART0_Ctrl/UART_Package0/tx_en_o_reg/Q
                         net (fo=1, routed)           0.056    -0.361    UART0_Ctrl/UART0/UART_Tx0/i_en
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/en_i_reg/C
                         clock pessimism              0.233    -0.558    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.071    -0.487    UART0_Ctrl/UART0/UART_Tx0/en_i_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.566    -0.560    Gyro_0/Gyro_Read_Data_0/read_clock/clk_out1
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/Q
                         net (fo=2, routed)           0.067    -0.352    Gyro_0/Gyro_Read_Data_0/clk
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.836    -0.793    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X9Y6           FDCE (Hold_fdce_C_D)         0.075    -0.485    Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/magx_data_i_reg[12]/Q
                         net (fo=1, routed)           0.057    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[12]
    SLICE_X16Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_0[4]_i_1_n_0
    SLICE_X16Y2          FDCE                                         r  UART0_Ctrl/data_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y2          FDCE                                         r  UART0_Ctrl/data_0_reg[4]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X16Y2          FDCE (Hold_fdce_C_D)         0.092    -0.457    UART0_Ctrl/data_0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART0_Ctrl/anglex_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y1          FDCE                                         r  UART0_Ctrl/anglex_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/anglex_data_i_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.363    UART0_Ctrl/anglex_data_i_reg_n_0_[4]
    SLICE_X16Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  UART0_Ctrl/data_1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/data_1[4]_i_1_n_0
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X16Y1          FDCE (Hold_fdce_C_D)         0.092    -0.457    UART0_Ctrl/data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/reg_addr_l_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y4           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.330    Gyro_0/Gyro_Read_Data_0/reg_addr_l_o[5]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.045    -0.285 r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Gyro_0/Gyro_Read_Data_0_n_5
    SLICE_X6Y4           FDCE                                         r  Gyro_0/reg_addr_l_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    Gyro_0/clk_out1
    SLICE_X6Y4           FDCE                                         r  Gyro_0/reg_addr_l_o_reg[5]/C
                         clock pessimism              0.246    -0.545    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.120    -0.425    Gyro_0/reg_addr_l_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y1          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/magx_data_i_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.363    UART0_Ctrl/magx_data_i_reg_n_0_[0]
    SLICE_X16Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.318 r  UART0_Ctrl/data_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/data_1[0]_i_1_n_0
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X16Y1          FDCE (Hold_fdce_C_D)         0.091    -0.458    UART0_Ctrl/data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.330%)  route 0.119ns (45.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X16Y7          FDCE                                         r  UART0_Ctrl/data_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/data_1_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.305    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[11]
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[11]/C
                         clock pessimism              0.269    -0.526    
    SLICE_X14Y7          FDCE (Hold_fdce_C_D)         0.076    -0.450    UART0_Ctrl/UART_Package0/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    System_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y9       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y22      Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23      Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23      Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y9       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22      Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y9       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y22      Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1      Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    System_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 fall@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.653ns (48.283%)  route 1.771ns (51.717%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 3.607 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         0.988     0.662    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X3Y10          LUT4 (Prop_lut4_I1_O)        0.124     0.786 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.786    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.318 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.318    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.546 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.782     2.329    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X6Y8           LUT2 (Prop_lut2_I0_O)        0.313     2.642 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.642    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.516     3.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.585     4.192    
                         clock uncertainty           -0.074     4.118    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.082     4.200    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.200    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/UART_CLK/flag_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        1.242ns  (logic 0.648ns (52.167%)  route 0.594ns (47.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 4.217 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.636     4.217    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDCE (Prop_fdce_C_Q)         0.524     4.741 r  UART0_Ctrl/UART0/UART_CLK/flag_reg/Q
                         net (fo=1, routed)           0.594     5.335    UART0_Ctrl/UART0/UART_CLK/flag
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  UART0_Ctrl/UART0/UART_CLK/clk_uart_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     5.459    UART0_Ctrl/UART0/UART_Tx0/clk_UART
    SLICE_X6Y7           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X6Y7           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.077     9.195    UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.444ns (24.248%)  route 4.511ns (75.752%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.989     5.049    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.173 r  UART0_Ctrl/UART_Package_CLK/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.173    UART0_Ctrl/UART_Package_CLK/cnt[2]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART_Package_CLK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 1.472ns (24.603%)  route 4.511ns (75.397%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.989     5.049    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.152     5.201 r  UART0_Ctrl/UART_Package_CLK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     5.201    UART0_Ctrl/UART_Package_CLK/cnt[3]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.444ns (25.091%)  route 4.311ns (74.909%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.789     4.849    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.973 r  UART0_Ctrl/UART_Package_CLK/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.973    UART0_Ctrl/UART_Package_CLK/cnt[4]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART_Package_CLK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.474ns (25.479%)  route 4.311ns (74.521%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.789     4.849    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.154     5.003 r  UART0_Ctrl/UART_Package_CLK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.003    UART0_Ctrl/UART_Package_CLK/cnt[5]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.444ns (25.748%)  route 4.164ns (74.252%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.642     4.702    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.124     4.826 r  UART0_Ctrl/UART_Package_CLK/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     4.826    UART0_Ctrl/UART_Package_CLK/cnt[8]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.032     9.133    UART0_Ctrl/UART_Package_CLK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.470ns (26.091%)  route 4.164ns (73.909%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.642     4.702    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.150     4.852 r  UART0_Ctrl/UART_Package_CLK/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     4.852    UART0_Ctrl/UART_Package_CLK/cnt[9]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.444ns (25.966%)  route 4.117ns (74.034%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.595     4.655    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I1_O)        0.124     4.779 r  UART0_Ctrl/UART_Package_CLK/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.779    UART0_Ctrl/UART_Package_CLK/cnt[0]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029     9.130    UART0_Ctrl/UART_Package_CLK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.438ns (25.886%)  route 4.117ns (74.114%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.595     4.655    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.118     4.773 r  UART0_Ctrl/UART_Package_CLK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.773    UART0_Ctrl/UART_Package_CLK/cnt[1]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  4.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Gyro_0/read_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    Gyro_0/clk_out1
    SLICE_X7Y3           FDCE                                         r  Gyro_0/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  Gyro_0/read_addr_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.361    Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]_0[4]
    SLICE_X7Y3           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y3           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/C
                         clock pessimism              0.233    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.075    -0.409    Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.566    -0.560    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.363    UART0_Ctrl/UART0/UART_Tx0/Q[2]
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.836    -0.793    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.075    -0.411    UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Gyro_0/en_gyro_read_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.569    -0.557    Gyro_0/clk_out1
    SLICE_X7Y1           FDCE                                         r  Gyro_0/en_gyro_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  Gyro_0/en_gyro_read_reg/Q
                         net (fo=1, routed)           0.056    -0.360    Gyro_0/Gyro_Read_Data_0/en_i_reg[0]_0[0]
    SLICE_X7Y1           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.839    -0.790    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y1           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/C
                         clock pessimism              0.233    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.075    -0.408    Gyro_0/Gyro_Read_Data_0/en_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_en_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/en_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART_Package0/tx_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  UART0_Ctrl/UART_Package0/tx_en_o_reg/Q
                         net (fo=1, routed)           0.056    -0.361    UART0_Ctrl/UART0/UART_Tx0/i_en
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/en_i_reg/C
                         clock pessimism              0.233    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.071    -0.413    UART0_Ctrl/UART0/UART_Tx0/en_i_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.566    -0.560    Gyro_0/Gyro_Read_Data_0/read_clock/clk_out1
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/Q
                         net (fo=2, routed)           0.067    -0.352    Gyro_0/Gyro_Read_Data_0/clk
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.836    -0.793    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X9Y6           FDCE (Hold_fdce_C_D)         0.075    -0.411    Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/magx_data_i_reg[12]/Q
                         net (fo=1, routed)           0.057    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[12]
    SLICE_X16Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_0[4]_i_1_n_0
    SLICE_X16Y2          FDCE                                         r  UART0_Ctrl/data_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y2          FDCE                                         r  UART0_Ctrl/data_0_reg[4]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X16Y2          FDCE (Hold_fdce_C_D)         0.092    -0.383    UART0_Ctrl/data_0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UART0_Ctrl/anglex_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y1          FDCE                                         r  UART0_Ctrl/anglex_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/anglex_data_i_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.363    UART0_Ctrl/anglex_data_i_reg_n_0_[4]
    SLICE_X16Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  UART0_Ctrl/data_1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/data_1[4]_i_1_n_0
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X16Y1          FDCE (Hold_fdce_C_D)         0.092    -0.383    UART0_Ctrl/data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/reg_addr_l_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y4           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.330    Gyro_0/Gyro_Read_Data_0/reg_addr_l_o[5]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.045    -0.285 r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Gyro_0/Gyro_Read_Data_0_n_5
    SLICE_X6Y4           FDCE                                         r  Gyro_0/reg_addr_l_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    Gyro_0/clk_out1
    SLICE_X6Y4           FDCE                                         r  Gyro_0/reg_addr_l_o_reg[5]/C
                         clock pessimism              0.246    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.120    -0.351    Gyro_0/reg_addr_l_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y1          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/magx_data_i_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.363    UART0_Ctrl/magx_data_i_reg_n_0_[0]
    SLICE_X16Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.318 r  UART0_Ctrl/data_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/data_1[0]_i_1_n_0
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X16Y1          FDCE (Hold_fdce_C_D)         0.091    -0.384    UART0_Ctrl/data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.330%)  route 0.119ns (45.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X16Y7          FDCE                                         r  UART0_Ctrl/data_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/data_1_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.305    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[11]
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[11]/C
                         clock pessimism              0.269    -0.526    
                         clock uncertainty            0.074    -0.452    
    SLICE_X14Y7          FDCE (Hold_fdce_C_D)         0.076    -0.376    UART0_Ctrl/UART_Package0/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 fall@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.653ns (48.283%)  route 1.771ns (51.717%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 3.607 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         0.988     0.662    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X3Y10          LUT4 (Prop_lut4_I1_O)        0.124     0.786 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.786    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.318 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.318    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.546 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.782     2.329    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X6Y8           LUT2 (Prop_lut2_I0_O)        0.313     2.642 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.642    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.516     3.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.585     4.192    
                         clock uncertainty           -0.074     4.118    
    SLICE_X6Y8           FDCE (Setup_fdce_C_D)        0.082     4.200    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.200    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART0/UART_CLK/flag_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        1.242ns  (logic 0.648ns (52.167%)  route 0.594ns (47.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 4.217 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.636     4.217    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y8           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDCE (Prop_fdce_C_Q)         0.524     4.741 r  UART0_Ctrl/UART0/UART_CLK/flag_reg/Q
                         net (fo=1, routed)           0.594     5.335    UART0_Ctrl/UART0/UART_CLK/flag
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  UART0_Ctrl/UART0/UART_CLK/clk_uart_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     5.459    UART0_Ctrl/UART0/UART_Tx0/clk_UART
    SLICE_X6Y7           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X6Y7           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.077     9.195    UART0_Ctrl/UART0/UART_Tx0/clk_uart_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.444ns (24.248%)  route 4.511ns (75.752%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.989     5.049    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.173 r  UART0_Ctrl/UART_Package_CLK/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.173    UART0_Ctrl/UART_Package_CLK/cnt[2]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[2]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART_Package_CLK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 1.472ns (24.603%)  route 4.511ns (75.397%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.989     5.049    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.152     5.201 r  UART0_Ctrl/UART_Package_CLK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     5.201    UART0_Ctrl/UART_Package_CLK/cnt[3]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[3]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.444ns (25.091%)  route 4.311ns (74.909%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.789     4.849    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.973 r  UART0_Ctrl/UART_Package_CLK/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.973    UART0_Ctrl/UART_Package_CLK/cnt[4]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[4]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART_Package_CLK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.474ns (25.479%)  route 4.311ns (74.521%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.789     4.849    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.154     5.003 r  UART0_Ctrl/UART_Package_CLK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.003    UART0_Ctrl/UART_Package_CLK/cnt[5]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[5]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.444ns (25.748%)  route 4.164ns (74.252%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.642     4.702    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.124     4.826 r  UART0_Ctrl/UART_Package_CLK/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     4.826    UART0_Ctrl/UART_Package_CLK/cnt[8]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[8]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.032     9.133    UART0_Ctrl/UART_Package_CLK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.470ns (26.091%)  route 4.164ns (73.909%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.642     4.702    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.150     4.852 r  UART0_Ctrl/UART_Package_CLK/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     4.852    UART0_Ctrl/UART_Package_CLK/cnt[9]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y10         FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[9]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.444ns (25.966%)  route 4.117ns (74.034%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.595     4.655    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I1_O)        0.124     4.779 r  UART0_Ctrl/UART_Package_CLK/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.779    UART0_Ctrl/UART_Package_CLK/cnt[0]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[0]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029     9.130    UART0_Ctrl/UART_Package_CLK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.438ns (25.886%)  route 4.117ns (74.114%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y6           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.523     2.197    UART0_Ctrl/UART_Package_CLK/buf_slave_addr_r[0]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.321 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     2.321    UART0_Ctrl/UART_Package_CLK/cnt1_carry_i_6__1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.719 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.719    UART0_Ctrl/UART_Package_CLK/cnt1_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.833 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.833    UART0_Ctrl/UART_Package_CLK/cnt1_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.947 r  UART0_Ctrl/UART_Package_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.947    UART0_Ctrl/UART_Package_CLK/cnt1_carry__1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.061 f  UART0_Ctrl/UART_Package_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.595     4.655    UART0_Ctrl/UART_Package_CLK/cnt1
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.118     4.773 r  UART0_Ctrl/UART_Package_CLK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.773    UART0_Ctrl/UART_Package_CLK/cnt[1]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         1.514     8.605    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X11Y9          FDRE                                         r  UART0_Ctrl/UART_Package_CLK/cnt_reg[1]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.075     9.176    UART0_Ctrl/UART_Package_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  4.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Gyro_0/read_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    Gyro_0/clk_out1
    SLICE_X7Y3           FDCE                                         r  Gyro_0/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  Gyro_0/read_addr_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.361    Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]_0[4]
    SLICE_X7Y3           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y3           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]/C
                         clock pessimism              0.233    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.075    -0.409    Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.566    -0.560    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/UART_Package0/tx_data_o_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.363    UART0_Ctrl/UART0/UART_Tx0/Q[2]
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.836    -0.793    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X9Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.075    -0.411    UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Gyro_0/en_gyro_read_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.569    -0.557    Gyro_0/clk_out1
    SLICE_X7Y1           FDCE                                         r  Gyro_0/en_gyro_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  Gyro_0/en_gyro_read_reg/Q
                         net (fo=1, routed)           0.056    -0.360    Gyro_0/Gyro_Read_Data_0/en_i_reg[0]_0[0]
    SLICE_X7Y1           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.839    -0.790    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y1           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/en_i_reg[0]/C
                         clock pessimism              0.233    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.075    -0.408    Gyro_0/Gyro_Read_Data_0/en_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_en_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/en_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART_Package0/tx_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  UART0_Ctrl/UART_Package0/tx_en_o_reg/Q
                         net (fo=1, routed)           0.056    -0.361    UART0_Ctrl/UART0/UART_Tx0/i_en
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X7Y3           FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/en_i_reg/C
                         clock pessimism              0.233    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.071    -0.413    UART0_Ctrl/UART0/UART_Tx0/en_i_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.566    -0.560    Gyro_0/Gyro_Read_Data_0/read_clock/clk_out1
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/Gyro_Read_Data_0/read_clock/clk_reg/Q
                         net (fo=2, routed)           0.067    -0.352    Gyro_0/Gyro_Read_Data_0/clk
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.836    -0.793    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X9Y6           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X9Y6           FDCE (Hold_fdce_C_D)         0.075    -0.411    Gyro_0/Gyro_Read_Data_0/clk_read_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/magx_data_i_reg[12]/Q
                         net (fo=1, routed)           0.057    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[12]
    SLICE_X16Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_0[4]_i_1_n_0
    SLICE_X16Y2          FDCE                                         r  UART0_Ctrl/data_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y2          FDCE                                         r  UART0_Ctrl/data_0_reg[4]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X16Y2          FDCE (Hold_fdce_C_D)         0.092    -0.383    UART0_Ctrl/data_0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UART0_Ctrl/anglex_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y1          FDCE                                         r  UART0_Ctrl/anglex_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/anglex_data_i_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.363    UART0_Ctrl/anglex_data_i_reg_n_0_[4]
    SLICE_X16Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  UART0_Ctrl/data_1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/data_1[4]_i_1_n_0
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X16Y1          FDCE (Hold_fdce_C_D)         0.092    -0.383    UART0_Ctrl/data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/reg_addr_l_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.568    -0.558    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X7Y4           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.330    Gyro_0/Gyro_Read_Data_0/reg_addr_l_o[5]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.045    -0.285 r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Gyro_0/Gyro_Read_Data_0_n_5
    SLICE_X6Y4           FDCE                                         r  Gyro_0/reg_addr_l_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.838    -0.791    Gyro_0/clk_out1
    SLICE_X6Y4           FDCE                                         r  Gyro_0/reg_addr_l_o_reg[5]/C
                         clock pessimism              0.246    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.120    -0.351    Gyro_0/reg_addr_l_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X17Y1          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/magx_data_i_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.363    UART0_Ctrl/magx_data_i_reg_n_0_[0]
    SLICE_X16Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.318 r  UART0_Ctrl/data_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/data_1[0]_i_1_n_0
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/clk_out1
    SLICE_X16Y1          FDCE                                         r  UART0_Ctrl/data_1_reg[0]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X16Y1          FDCE (Hold_fdce_C_D)         0.091    -0.384    UART0_Ctrl/data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.330%)  route 0.119ns (45.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X16Y7          FDCE                                         r  UART0_Ctrl/data_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/data_1_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.305    UART0_Ctrl/UART_Package0/data_i_reg[47]_0[11]
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=750, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[11]/C
                         clock pessimism              0.269    -0.526    
                         clock uncertainty            0.074    -0.452    
    SLICE_X14Y7          FDCE (Hold_fdce_C_D)         0.076    -0.376    UART0_Ctrl/UART_Package0/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.071    





