{
  "module_name": "dcn315_smu.h",
  "hash_id": "8260bdf4274858334bb9439c0515124087081541170f334bf452abe4e99274c5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/dcn315_smu.h",
  "human_readable_source": " \n\n#ifndef DAL_DC_315_SMU_H_\n#define DAL_DC_315_SMU_H_\n#include \"os_types.h\"\n\n#define PMFW_DRIVER_IF_VERSION 4\n\n#define NUM_DCFCLK_DPM_LEVELS   4\n#define NUM_DISPCLK_DPM_LEVELS  4\n#define NUM_DPPCLK_DPM_LEVELS   4\n#define NUM_SOCCLK_DPM_LEVELS   4\n#define NUM_VCN_DPM_LEVELS      4\n#define NUM_SOC_VOLTAGE_LEVELS  4\n#define NUM_DF_PSTATE_LEVELS    4\n\n\ntypedef struct {\n  uint16_t MinClock; \n  uint16_t MaxClock; \n  uint16_t MinMclk;\n  uint16_t MaxMclk;\n  uint8_t  WmSetting;\n  uint8_t  WmType;  \n  uint8_t  Padding[2];\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n#define WM_PSTATE_CHG 0\n#define WM_RETRAINING 1\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCFCLK,\n  WM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n  uint32_t FClk;\n  uint32_t MemClk;\n  uint32_t Voltage;\n} DfPstateTable_t;\n\n\n\ntypedef struct {\n  uint32_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];\n  uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];\n  uint32_t DppClocks[NUM_DPPCLK_DPM_LEVELS];\n  uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];\n  uint32_t VClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t DClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t SocVoltage[NUM_SOC_VOLTAGE_LEVELS];\n  DfPstateTable_t DfPstateTable[NUM_DF_PSTATE_LEVELS];\n  uint8_t  NumDcfClkLevelsEnabled;\n  uint8_t  NumDispClkLevelsEnabled; \n  uint8_t  NumSocClkLevelsEnabled;\n  uint8_t  VcnClkLevelsEnabled;     \n  uint8_t  NumDfPstatesEnabled;\n  uint8_t  spare[3];\n  uint32_t MinGfxClk;\n  uint32_t MaxGfxClk;\n} DpmClocks_315_t;\n\nstruct dcn315_watermarks {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n  uint32_t MmHubPadding[7]; \n};\n\nstruct dcn315_smu_dpm_clks {\n\tDpmClocks_315_t *dpm_clks;\n\tunion large_integer mc_address;\n};\n\n#define TABLE_WATERMARKS         1 \n#define TABLE_DPMCLOCKS          4 \n\nstruct display_idle_optimization {\n\tunsigned int df_request_disabled : 1;\n\tunsigned int phy_ref_clk_off     : 1;\n\tunsigned int s0i2_rdy            : 1;\n\tunsigned int reserved            : 29;\n};\n\nunion display_idle_optimization_u {\n\tstruct display_idle_optimization idle_info;\n\tuint32_t data;\n};\n\nint dcn315_smu_get_smu_version(struct clk_mgr_internal *clk_mgr);\nint dcn315_smu_set_dispclk(struct clk_mgr_internal *clk_mgr, int requested_dispclk_khz);\nint dcn315_smu_set_hard_min_dcfclk(struct clk_mgr_internal *clk_mgr, int requested_dcfclk_khz);\nint dcn315_smu_set_min_deep_sleep_dcfclk(struct clk_mgr_internal *clk_mgr, int requested_min_ds_dcfclk_khz);\nint dcn315_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);\nvoid dcn315_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info);\nvoid dcn315_smu_enable_phy_refclk_pwrdwn(struct clk_mgr_internal *clk_mgr, bool enable);\nvoid dcn315_smu_set_dram_addr_high(struct clk_mgr_internal *clk_mgr, uint32_t addr_high);\nvoid dcn315_smu_set_dram_addr_low(struct clk_mgr_internal *clk_mgr, uint32_t addr_low);\nvoid dcn315_smu_transfer_dpm_table_smu_2_dram(struct clk_mgr_internal *clk_mgr);\nvoid dcn315_smu_transfer_wm_table_dram_2_smu(struct clk_mgr_internal *clk_mgr);\nvoid dcn315_smu_request_voltage_via_phyclk(struct clk_mgr_internal *clk_mgr, int requested_phyclk_khz);\nvoid dcn315_smu_enable_pme_wa(struct clk_mgr_internal *clk_mgr);\nint dcn315_smu_get_dpref_clk(struct clk_mgr_internal *clk_mgr);\nint dcn315_smu_get_dtbclk(struct clk_mgr_internal *clk_mgr);\nvoid dcn315_smu_set_dtbclk(struct clk_mgr_internal *clk_mgr, bool enable);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}