Information: Updating design information... (UID-85)
Warning: Design 'ORCA_TOP' contains 5 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-1
Date   : Tue Jun 16 01:18:39 2020
****************************************


  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          7.08
  Critical Path Slack:           0.01
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.58
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.10
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.03
  No. of Hold Violations:        6.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          2.06
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -1.87
  No. of Hold Violations:       36.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:          4.47
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:         -8.85
  No. of Hold Violations:      128.00
  -----------------------------------

  Timing Path Group 'v_PCI_CLK'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.23
  Critical Path Slack:           3.67
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.45
  Total Hold Violation:        -14.27
  No. of Hold Violations:       32.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         32
  Hierarchical Port Count:       1941
  Leaf Cell Count:              40978
  Buf/Inv Cell Count:            3838
  Buf Cell Count:                 277
  Inv Cell Count:                3561
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:     35830
  Sequential Cell Count:         5148
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    88288.101151
  Noncombinational Area: 46137.302567
  Buf/Inv Area:           5661.565926
  Total Buffer Area:           732.95
  Total Inverter Area:        4928.61
  Macro/Black Box Area: 232258.152132
  Net Area:              75986.454010
  -----------------------------------
  Cell Area:            366683.555850
  Design Area:          442670.009860


  Design Rules
  -----------------------------------
  Total Number of Nets:         44384
  Nets With Violations:             7
  Max Trans Violations:             6
  Max Cap Violations:               2
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.38
  Logic Optimization:                 59.64
  Mapping Optimization:              223.16
  -----------------------------------------
  Overall Compile Time:              531.31
  Overall Compile Wall Clock Time:   579.42

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.45  TNS: 25.02  Number of Violating Paths: 202

  --------------------------------------------------------------------


1
