DECL|ANA_TRIM0|member|__IOM uint32_t ANA_TRIM0; /*!< 0x00000F00 Analog trim register. */
DECL|ANA_TRIM1|member|__IOM uint32_t ANA_TRIM1; /*!< 0x00000F04 Analog trim register. */
DECL|AVG_STAT|member|__IM uint32_t AVG_STAT; /*!< 0x000002A4 Current averaging status (for debug) */
DECL|CHAN_CONFIG|member|__IOM uint32_t CHAN_CONFIG[16]; /*!< 0x00000080 Channel configuration register. */
DECL|CHAN_EN|member|__IOM uint32_t CHAN_EN; /*!< 0x00000020 Enable bits for the channels */
DECL|CHAN_RESULT_NEWVALUE|member|__IM uint32_t CHAN_RESULT_NEWVALUE; /*!< 0x0000020C Channel result data register 'new value' bits */
DECL|CHAN_RESULT_UPDATED|member|__IM uint32_t CHAN_RESULT_UPDATED; /*!< 0x00000204 Channel result data register 'updated' bits */
DECL|CHAN_RESULT|member|__IM uint32_t CHAN_RESULT[16]; /*!< 0x00000180 Channel result data register */
DECL|CHAN_WORK_NEWVALUE|member|__IM uint32_t CHAN_WORK_NEWVALUE; /*!< 0x00000208 Channel working data register 'new value' bits */
DECL|CHAN_WORK_UPDATED|member|__IM uint32_t CHAN_WORK_UPDATED; /*!< 0x00000200 Channel working data register 'updated' bits */
DECL|CHAN_WORK|member|__IM uint32_t CHAN_WORK[16]; /*!< 0x00000100 Channel working data register */
DECL|CTRL|member|__IOM uint32_t CTRL; /*!< 0x00000000 Analog control register. */
DECL|INJ_CHAN_CONFIG|member|__IOM uint32_t INJ_CHAN_CONFIG; /*!< 0x00000280 Injection channel configuration register. */
DECL|INJ_RESULT|member|__IM uint32_t INJ_RESULT; /*!< 0x00000290 Injection channel result register */
DECL|INTR_CAUSE|member|__IM uint32_t INTR_CAUSE; /*!< 0x00000240 Interrupt cause register */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000021C Interrupt masked request register */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000218 Interrupt mask register. */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000214 Interrupt set request register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000210 Interrupt request register. */
DECL|MUX_SWITCH0|member|__IOM uint32_t MUX_SWITCH0; /*!< 0x00000300 SARMUX Firmware switch controls */
DECL|MUX_SWITCH_CLEAR0|member|__IOM uint32_t MUX_SWITCH_CLEAR0; /*!< 0x00000304 SARMUX Firmware switch control clear */
DECL|MUX_SWITCH_DS_CTRL|member|__IOM uint32_t MUX_SWITCH_DS_CTRL; /*!< 0x00000340 SARMUX switch DSI control */
DECL|MUX_SWITCH_SQ_CTRL|member|__IOM uint32_t MUX_SWITCH_SQ_CTRL; /*!< 0x00000344 SARMUX switch Sar Sequencer control */
DECL|MUX_SWITCH_STATUS|member|__IM uint32_t MUX_SWITCH_STATUS; /*!< 0x00000348 SARMUX switch status */
DECL|RANGE_COND|member|__IOM uint32_t RANGE_COND; /*!< 0x0000001C Global range detect mode register. */
DECL|RANGE_INTR_MASKED|member|__IM uint32_t RANGE_INTR_MASKED; /*!< 0x0000023C Range interrupt masked request register */
DECL|RANGE_INTR_MASK|member|__IOM uint32_t RANGE_INTR_MASK; /*!< 0x00000238 Range detect interrupt mask register. */
DECL|RANGE_INTR_SET|member|__IOM uint32_t RANGE_INTR_SET; /*!< 0x00000234 Range detect interrupt set request register */
DECL|RANGE_INTR|member|__IOM uint32_t RANGE_INTR; /*!< 0x00000230 Range detect interrupt request register. */
DECL|RANGE_THRES|member|__IOM uint32_t RANGE_THRES; /*!< 0x00000018 Global range detect threshold register. */
DECL|RESERVED10|member|__IM uint32_t RESERVED10[749];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[22];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[16];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[16];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[16];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[15];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[3];
DECL|RESERVED7|member|__IM uint32_t RESERVED7[3];
DECL|RESERVED8|member|__IM uint32_t RESERVED8[22];
DECL|RESERVED9|member|__IM uint32_t RESERVED9[14];
DECL|RESERVED|member|__IM uint32_t RESERVED[2];
DECL|SAMPLE_CTRL|member|__IOM uint32_t SAMPLE_CTRL; /*!< 0x00000004 Sample control register. */
DECL|SAMPLE_TIME01|member|__IOM uint32_t SAMPLE_TIME01; /*!< 0x00000010 Sample time specification ST0 and ST1 */
DECL|SAMPLE_TIME23|member|__IOM uint32_t SAMPLE_TIME23; /*!< 0x00000014 Sample time specification ST2 and ST3 */
DECL|SAR_ANA_TRIM0_CAP_TRIM_Msk|macro|SAR_ANA_TRIM0_CAP_TRIM_Msk
DECL|SAR_ANA_TRIM0_CAP_TRIM_Pos|macro|SAR_ANA_TRIM0_CAP_TRIM_Pos
DECL|SAR_ANA_TRIM0_TRIMUNIT_Msk|macro|SAR_ANA_TRIM0_TRIMUNIT_Msk
DECL|SAR_ANA_TRIM0_TRIMUNIT_Pos|macro|SAR_ANA_TRIM0_TRIMUNIT_Pos
DECL|SAR_ANA_TRIM1_SAR_REF_BUF_TRIM_Msk|macro|SAR_ANA_TRIM1_SAR_REF_BUF_TRIM_Msk
DECL|SAR_ANA_TRIM1_SAR_REF_BUF_TRIM_Pos|macro|SAR_ANA_TRIM1_SAR_REF_BUF_TRIM_Pos
DECL|SAR_AVG_STAT_CUR_AVG_ACCU_Msk|macro|SAR_AVG_STAT_CUR_AVG_ACCU_Msk
DECL|SAR_AVG_STAT_CUR_AVG_ACCU_Pos|macro|SAR_AVG_STAT_CUR_AVG_ACCU_Pos
DECL|SAR_AVG_STAT_CUR_AVG_CNT_Msk|macro|SAR_AVG_STAT_CUR_AVG_CNT_Msk
DECL|SAR_AVG_STAT_CUR_AVG_CNT_Pos|macro|SAR_AVG_STAT_CUR_AVG_CNT_Pos
DECL|SAR_AVG_STAT_INTRLV_BUSY_Msk|macro|SAR_AVG_STAT_INTRLV_BUSY_Msk
DECL|SAR_AVG_STAT_INTRLV_BUSY_Pos|macro|SAR_AVG_STAT_INTRLV_BUSY_Pos
DECL|SAR_CHAN_CONFIG_AVG_EN_Msk|macro|SAR_CHAN_CONFIG_AVG_EN_Msk
DECL|SAR_CHAN_CONFIG_AVG_EN_Pos|macro|SAR_CHAN_CONFIG_AVG_EN_Pos
DECL|SAR_CHAN_CONFIG_DIFFERENTIAL_EN_Msk|macro|SAR_CHAN_CONFIG_DIFFERENTIAL_EN_Msk
DECL|SAR_CHAN_CONFIG_DIFFERENTIAL_EN_Pos|macro|SAR_CHAN_CONFIG_DIFFERENTIAL_EN_Pos
DECL|SAR_CHAN_CONFIG_DSI_OUT_EN_Msk|macro|SAR_CHAN_CONFIG_DSI_OUT_EN_Msk
DECL|SAR_CHAN_CONFIG_DSI_OUT_EN_Pos|macro|SAR_CHAN_CONFIG_DSI_OUT_EN_Pos
DECL|SAR_CHAN_CONFIG_NEG_ADDR_EN_Msk|macro|SAR_CHAN_CONFIG_NEG_ADDR_EN_Msk
DECL|SAR_CHAN_CONFIG_NEG_ADDR_EN_Pos|macro|SAR_CHAN_CONFIG_NEG_ADDR_EN_Pos
DECL|SAR_CHAN_CONFIG_NEG_PIN_ADDR_Msk|macro|SAR_CHAN_CONFIG_NEG_PIN_ADDR_Msk
DECL|SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos|macro|SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos
DECL|SAR_CHAN_CONFIG_NEG_PORT_ADDR_Msk|macro|SAR_CHAN_CONFIG_NEG_PORT_ADDR_Msk
DECL|SAR_CHAN_CONFIG_NEG_PORT_ADDR_Pos|macro|SAR_CHAN_CONFIG_NEG_PORT_ADDR_Pos
DECL|SAR_CHAN_CONFIG_POS_PIN_ADDR_Msk|macro|SAR_CHAN_CONFIG_POS_PIN_ADDR_Msk
DECL|SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos|macro|SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos
DECL|SAR_CHAN_CONFIG_POS_PORT_ADDR_Msk|macro|SAR_CHAN_CONFIG_POS_PORT_ADDR_Msk
DECL|SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos|macro|SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos
DECL|SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Msk|macro|SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Msk
DECL|SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Pos|macro|SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Pos
DECL|SAR_CHAN_EN_CHAN_EN_Msk|macro|SAR_CHAN_EN_CHAN_EN_Msk
DECL|SAR_CHAN_EN_CHAN_EN_Pos|macro|SAR_CHAN_EN_CHAN_EN_Pos
DECL|SAR_CHAN_RESULT_CHAN_RESULT_NEWVALUE_MIR_Msk|macro|SAR_CHAN_RESULT_CHAN_RESULT_NEWVALUE_MIR_Msk
DECL|SAR_CHAN_RESULT_CHAN_RESULT_NEWVALUE_MIR_Pos|macro|SAR_CHAN_RESULT_CHAN_RESULT_NEWVALUE_MIR_Pos
DECL|SAR_CHAN_RESULT_CHAN_RESULT_UPDATED_MIR_Msk|macro|SAR_CHAN_RESULT_CHAN_RESULT_UPDATED_MIR_Msk
DECL|SAR_CHAN_RESULT_CHAN_RESULT_UPDATED_MIR_Pos|macro|SAR_CHAN_RESULT_CHAN_RESULT_UPDATED_MIR_Pos
DECL|SAR_CHAN_RESULT_NEWVALUE_CHAN_RESULT_NEWVALUE_Msk|macro|SAR_CHAN_RESULT_NEWVALUE_CHAN_RESULT_NEWVALUE_Msk
DECL|SAR_CHAN_RESULT_NEWVALUE_CHAN_RESULT_NEWVALUE_Pos|macro|SAR_CHAN_RESULT_NEWVALUE_CHAN_RESULT_NEWVALUE_Pos
DECL|SAR_CHAN_RESULT_RANGE_INTR_MIR_Msk|macro|SAR_CHAN_RESULT_RANGE_INTR_MIR_Msk
DECL|SAR_CHAN_RESULT_RANGE_INTR_MIR_Pos|macro|SAR_CHAN_RESULT_RANGE_INTR_MIR_Pos
DECL|SAR_CHAN_RESULT_RESULT_Msk|macro|SAR_CHAN_RESULT_RESULT_Msk
DECL|SAR_CHAN_RESULT_RESULT_Pos|macro|SAR_CHAN_RESULT_RESULT_Pos
DECL|SAR_CHAN_RESULT_SATURATE_INTR_MIR_Msk|macro|SAR_CHAN_RESULT_SATURATE_INTR_MIR_Msk
DECL|SAR_CHAN_RESULT_SATURATE_INTR_MIR_Pos|macro|SAR_CHAN_RESULT_SATURATE_INTR_MIR_Pos
DECL|SAR_CHAN_RESULT_UPDATED_CHAN_RESULT_UPDATED_Msk|macro|SAR_CHAN_RESULT_UPDATED_CHAN_RESULT_UPDATED_Msk
DECL|SAR_CHAN_RESULT_UPDATED_CHAN_RESULT_UPDATED_Pos|macro|SAR_CHAN_RESULT_UPDATED_CHAN_RESULT_UPDATED_Pos
DECL|SAR_CHAN_WORK_CHAN_WORK_NEWVALUE_MIR_Msk|macro|SAR_CHAN_WORK_CHAN_WORK_NEWVALUE_MIR_Msk
DECL|SAR_CHAN_WORK_CHAN_WORK_NEWVALUE_MIR_Pos|macro|SAR_CHAN_WORK_CHAN_WORK_NEWVALUE_MIR_Pos
DECL|SAR_CHAN_WORK_CHAN_WORK_UPDATED_MIR_Msk|macro|SAR_CHAN_WORK_CHAN_WORK_UPDATED_MIR_Msk
DECL|SAR_CHAN_WORK_CHAN_WORK_UPDATED_MIR_Pos|macro|SAR_CHAN_WORK_CHAN_WORK_UPDATED_MIR_Pos
DECL|SAR_CHAN_WORK_NEWVALUE_CHAN_WORK_NEWVALUE_Msk|macro|SAR_CHAN_WORK_NEWVALUE_CHAN_WORK_NEWVALUE_Msk
DECL|SAR_CHAN_WORK_NEWVALUE_CHAN_WORK_NEWVALUE_Pos|macro|SAR_CHAN_WORK_NEWVALUE_CHAN_WORK_NEWVALUE_Pos
DECL|SAR_CHAN_WORK_UPDATED_CHAN_WORK_UPDATED_Msk|macro|SAR_CHAN_WORK_UPDATED_CHAN_WORK_UPDATED_Msk
DECL|SAR_CHAN_WORK_UPDATED_CHAN_WORK_UPDATED_Pos|macro|SAR_CHAN_WORK_UPDATED_CHAN_WORK_UPDATED_Pos
DECL|SAR_CHAN_WORK_WORK_Msk|macro|SAR_CHAN_WORK_WORK_Msk
DECL|SAR_CHAN_WORK_WORK_Pos|macro|SAR_CHAN_WORK_WORK_Pos
DECL|SAR_CTRL_BOOSTPUMP_EN_Msk|macro|SAR_CTRL_BOOSTPUMP_EN_Msk
DECL|SAR_CTRL_BOOSTPUMP_EN_Pos|macro|SAR_CTRL_BOOSTPUMP_EN_Pos
DECL|SAR_CTRL_COMP_DLY_Msk|macro|SAR_CTRL_COMP_DLY_Msk
DECL|SAR_CTRL_COMP_DLY_Pos|macro|SAR_CTRL_COMP_DLY_Pos
DECL|SAR_CTRL_COMP_PWR_Msk|macro|SAR_CTRL_COMP_PWR_Msk
DECL|SAR_CTRL_COMP_PWR_Pos|macro|SAR_CTRL_COMP_PWR_Pos
DECL|SAR_CTRL_DEEPSLEEP_ON_Msk|macro|SAR_CTRL_DEEPSLEEP_ON_Msk
DECL|SAR_CTRL_DEEPSLEEP_ON_Pos|macro|SAR_CTRL_DEEPSLEEP_ON_Pos
DECL|SAR_CTRL_DSI_MODE_Msk|macro|SAR_CTRL_DSI_MODE_Msk
DECL|SAR_CTRL_DSI_MODE_Pos|macro|SAR_CTRL_DSI_MODE_Pos
DECL|SAR_CTRL_DSI_SYNC_CONFIG_Msk|macro|SAR_CTRL_DSI_SYNC_CONFIG_Msk
DECL|SAR_CTRL_DSI_SYNC_CONFIG_Pos|macro|SAR_CTRL_DSI_SYNC_CONFIG_Pos
DECL|SAR_CTRL_ENABLED_Msk|macro|SAR_CTRL_ENABLED_Msk
DECL|SAR_CTRL_ENABLED_Pos|macro|SAR_CTRL_ENABLED_Pos
DECL|SAR_CTRL_NEG_SEL_Msk|macro|SAR_CTRL_NEG_SEL_Msk
DECL|SAR_CTRL_NEG_SEL_Pos|macro|SAR_CTRL_NEG_SEL_Pos
DECL|SAR_CTRL_PWR_CTRL_VREF_Msk|macro|SAR_CTRL_PWR_CTRL_VREF_Msk
DECL|SAR_CTRL_PWR_CTRL_VREF_Pos|macro|SAR_CTRL_PWR_CTRL_VREF_Pos
DECL|SAR_CTRL_REFBUF_EN_Msk|macro|SAR_CTRL_REFBUF_EN_Msk
DECL|SAR_CTRL_REFBUF_EN_Pos|macro|SAR_CTRL_REFBUF_EN_Pos
DECL|SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk|macro|SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
DECL|SAR_CTRL_SAR_HW_CTRL_NEGVREF_Pos|macro|SAR_CTRL_SAR_HW_CTRL_NEGVREF_Pos
DECL|SAR_CTRL_SPARE_Msk|macro|SAR_CTRL_SPARE_Msk
DECL|SAR_CTRL_SPARE_Pos|macro|SAR_CTRL_SPARE_Pos
DECL|SAR_CTRL_SWITCH_DISABLE_Msk|macro|SAR_CTRL_SWITCH_DISABLE_Msk
DECL|SAR_CTRL_SWITCH_DISABLE_Pos|macro|SAR_CTRL_SWITCH_DISABLE_Pos
DECL|SAR_CTRL_VREF_BYP_CAP_EN_Msk|macro|SAR_CTRL_VREF_BYP_CAP_EN_Msk
DECL|SAR_CTRL_VREF_BYP_CAP_EN_Pos|macro|SAR_CTRL_VREF_BYP_CAP_EN_Pos
DECL|SAR_CTRL_VREF_SEL_Msk|macro|SAR_CTRL_VREF_SEL_Msk
DECL|SAR_CTRL_VREF_SEL_Pos|macro|SAR_CTRL_VREF_SEL_Pos
DECL|SAR_INJ_CHAN_CONFIG_INJ_AVG_EN_Msk|macro|SAR_INJ_CHAN_CONFIG_INJ_AVG_EN_Msk
DECL|SAR_INJ_CHAN_CONFIG_INJ_AVG_EN_Pos|macro|SAR_INJ_CHAN_CONFIG_INJ_AVG_EN_Pos
DECL|SAR_INJ_CHAN_CONFIG_INJ_DIFFERENTIAL_EN_Msk|macro|SAR_INJ_CHAN_CONFIG_INJ_DIFFERENTIAL_EN_Msk
DECL|SAR_INJ_CHAN_CONFIG_INJ_DIFFERENTIAL_EN_Pos|macro|SAR_INJ_CHAN_CONFIG_INJ_DIFFERENTIAL_EN_Pos
DECL|SAR_INJ_CHAN_CONFIG_INJ_PIN_ADDR_Msk|macro|SAR_INJ_CHAN_CONFIG_INJ_PIN_ADDR_Msk
DECL|SAR_INJ_CHAN_CONFIG_INJ_PIN_ADDR_Pos|macro|SAR_INJ_CHAN_CONFIG_INJ_PIN_ADDR_Pos
DECL|SAR_INJ_CHAN_CONFIG_INJ_PORT_ADDR_Msk|macro|SAR_INJ_CHAN_CONFIG_INJ_PORT_ADDR_Msk
DECL|SAR_INJ_CHAN_CONFIG_INJ_PORT_ADDR_Pos|macro|SAR_INJ_CHAN_CONFIG_INJ_PORT_ADDR_Pos
DECL|SAR_INJ_CHAN_CONFIG_INJ_SAMPLE_TIME_SEL_Msk|macro|SAR_INJ_CHAN_CONFIG_INJ_SAMPLE_TIME_SEL_Msk
DECL|SAR_INJ_CHAN_CONFIG_INJ_SAMPLE_TIME_SEL_Pos|macro|SAR_INJ_CHAN_CONFIG_INJ_SAMPLE_TIME_SEL_Pos
DECL|SAR_INJ_CHAN_CONFIG_INJ_START_EN_Msk|macro|SAR_INJ_CHAN_CONFIG_INJ_START_EN_Msk
DECL|SAR_INJ_CHAN_CONFIG_INJ_START_EN_Pos|macro|SAR_INJ_CHAN_CONFIG_INJ_START_EN_Pos
DECL|SAR_INJ_CHAN_CONFIG_INJ_TAILGATING_Msk|macro|SAR_INJ_CHAN_CONFIG_INJ_TAILGATING_Msk
DECL|SAR_INJ_CHAN_CONFIG_INJ_TAILGATING_Pos|macro|SAR_INJ_CHAN_CONFIG_INJ_TAILGATING_Pos
DECL|SAR_INJ_RESULT_INJ_COLLISION_INTR_MIR_Msk|macro|SAR_INJ_RESULT_INJ_COLLISION_INTR_MIR_Msk
DECL|SAR_INJ_RESULT_INJ_COLLISION_INTR_MIR_Pos|macro|SAR_INJ_RESULT_INJ_COLLISION_INTR_MIR_Pos
DECL|SAR_INJ_RESULT_INJ_EOC_INTR_MIR_Msk|macro|SAR_INJ_RESULT_INJ_EOC_INTR_MIR_Msk
DECL|SAR_INJ_RESULT_INJ_EOC_INTR_MIR_Pos|macro|SAR_INJ_RESULT_INJ_EOC_INTR_MIR_Pos
DECL|SAR_INJ_RESULT_INJ_NEWVALUE_Msk|macro|SAR_INJ_RESULT_INJ_NEWVALUE_Msk
DECL|SAR_INJ_RESULT_INJ_NEWVALUE_Pos|macro|SAR_INJ_RESULT_INJ_NEWVALUE_Pos
DECL|SAR_INJ_RESULT_INJ_RANGE_INTR_MIR_Msk|macro|SAR_INJ_RESULT_INJ_RANGE_INTR_MIR_Msk
DECL|SAR_INJ_RESULT_INJ_RANGE_INTR_MIR_Pos|macro|SAR_INJ_RESULT_INJ_RANGE_INTR_MIR_Pos
DECL|SAR_INJ_RESULT_INJ_RESULT_Msk|macro|SAR_INJ_RESULT_INJ_RESULT_Msk
DECL|SAR_INJ_RESULT_INJ_RESULT_Pos|macro|SAR_INJ_RESULT_INJ_RESULT_Pos
DECL|SAR_INJ_RESULT_INJ_SATURATE_INTR_MIR_Msk|macro|SAR_INJ_RESULT_INJ_SATURATE_INTR_MIR_Msk
DECL|SAR_INJ_RESULT_INJ_SATURATE_INTR_MIR_Pos|macro|SAR_INJ_RESULT_INJ_SATURATE_INTR_MIR_Pos
DECL|SAR_INTR_CAUSE_DSI_COLLISION_MASKED_MIR_Msk|macro|SAR_INTR_CAUSE_DSI_COLLISION_MASKED_MIR_Msk
DECL|SAR_INTR_CAUSE_DSI_COLLISION_MASKED_MIR_Pos|macro|SAR_INTR_CAUSE_DSI_COLLISION_MASKED_MIR_Pos
DECL|SAR_INTR_CAUSE_EOS_MASKED_MIR_Msk|macro|SAR_INTR_CAUSE_EOS_MASKED_MIR_Msk
DECL|SAR_INTR_CAUSE_EOS_MASKED_MIR_Pos|macro|SAR_INTR_CAUSE_EOS_MASKED_MIR_Pos
DECL|SAR_INTR_CAUSE_FW_COLLISION_MASKED_MIR_Msk|macro|SAR_INTR_CAUSE_FW_COLLISION_MASKED_MIR_Msk
DECL|SAR_INTR_CAUSE_FW_COLLISION_MASKED_MIR_Pos|macro|SAR_INTR_CAUSE_FW_COLLISION_MASKED_MIR_Pos
DECL|SAR_INTR_CAUSE_INJ_COLLISION_MASKED_MIR_Msk|macro|SAR_INTR_CAUSE_INJ_COLLISION_MASKED_MIR_Msk
DECL|SAR_INTR_CAUSE_INJ_COLLISION_MASKED_MIR_Pos|macro|SAR_INTR_CAUSE_INJ_COLLISION_MASKED_MIR_Pos
DECL|SAR_INTR_CAUSE_INJ_EOC_MASKED_MIR_Msk|macro|SAR_INTR_CAUSE_INJ_EOC_MASKED_MIR_Msk
DECL|SAR_INTR_CAUSE_INJ_EOC_MASKED_MIR_Pos|macro|SAR_INTR_CAUSE_INJ_EOC_MASKED_MIR_Pos
DECL|SAR_INTR_CAUSE_INJ_RANGE_MASKED_MIR_Msk|macro|SAR_INTR_CAUSE_INJ_RANGE_MASKED_MIR_Msk
DECL|SAR_INTR_CAUSE_INJ_RANGE_MASKED_MIR_Pos|macro|SAR_INTR_CAUSE_INJ_RANGE_MASKED_MIR_Pos
DECL|SAR_INTR_CAUSE_INJ_SATURATE_MASKED_MIR_Msk|macro|SAR_INTR_CAUSE_INJ_SATURATE_MASKED_MIR_Msk
DECL|SAR_INTR_CAUSE_INJ_SATURATE_MASKED_MIR_Pos|macro|SAR_INTR_CAUSE_INJ_SATURATE_MASKED_MIR_Pos
DECL|SAR_INTR_CAUSE_OVERFLOW_MASKED_MIR_Msk|macro|SAR_INTR_CAUSE_OVERFLOW_MASKED_MIR_Msk
DECL|SAR_INTR_CAUSE_OVERFLOW_MASKED_MIR_Pos|macro|SAR_INTR_CAUSE_OVERFLOW_MASKED_MIR_Pos
DECL|SAR_INTR_CAUSE_RANGE_MASKED_RED_Msk|macro|SAR_INTR_CAUSE_RANGE_MASKED_RED_Msk
DECL|SAR_INTR_CAUSE_RANGE_MASKED_RED_Pos|macro|SAR_INTR_CAUSE_RANGE_MASKED_RED_Pos
DECL|SAR_INTR_CAUSE_SATURATE_MASKED_RED_Msk|macro|SAR_INTR_CAUSE_SATURATE_MASKED_RED_Msk
DECL|SAR_INTR_CAUSE_SATURATE_MASKED_RED_Pos|macro|SAR_INTR_CAUSE_SATURATE_MASKED_RED_Pos
DECL|SAR_INTR_DSI_COLLISION_INTR_Msk|macro|SAR_INTR_DSI_COLLISION_INTR_Msk
DECL|SAR_INTR_DSI_COLLISION_INTR_Pos|macro|SAR_INTR_DSI_COLLISION_INTR_Pos
DECL|SAR_INTR_EOS_INTR_Msk|macro|SAR_INTR_EOS_INTR_Msk
DECL|SAR_INTR_EOS_INTR_Pos|macro|SAR_INTR_EOS_INTR_Pos
DECL|SAR_INTR_FW_COLLISION_INTR_Msk|macro|SAR_INTR_FW_COLLISION_INTR_Msk
DECL|SAR_INTR_FW_COLLISION_INTR_Pos|macro|SAR_INTR_FW_COLLISION_INTR_Pos
DECL|SAR_INTR_INJ_COLLISION_INTR_Msk|macro|SAR_INTR_INJ_COLLISION_INTR_Msk
DECL|SAR_INTR_INJ_COLLISION_INTR_Pos|macro|SAR_INTR_INJ_COLLISION_INTR_Pos
DECL|SAR_INTR_INJ_EOC_INTR_Msk|macro|SAR_INTR_INJ_EOC_INTR_Msk
DECL|SAR_INTR_INJ_EOC_INTR_Pos|macro|SAR_INTR_INJ_EOC_INTR_Pos
DECL|SAR_INTR_INJ_RANGE_INTR_Msk|macro|SAR_INTR_INJ_RANGE_INTR_Msk
DECL|SAR_INTR_INJ_RANGE_INTR_Pos|macro|SAR_INTR_INJ_RANGE_INTR_Pos
DECL|SAR_INTR_INJ_SATURATE_INTR_Msk|macro|SAR_INTR_INJ_SATURATE_INTR_Msk
DECL|SAR_INTR_INJ_SATURATE_INTR_Pos|macro|SAR_INTR_INJ_SATURATE_INTR_Pos
DECL|SAR_INTR_MASKED_DSI_COLLISION_MASKED_Msk|macro|SAR_INTR_MASKED_DSI_COLLISION_MASKED_Msk
DECL|SAR_INTR_MASKED_DSI_COLLISION_MASKED_Pos|macro|SAR_INTR_MASKED_DSI_COLLISION_MASKED_Pos
DECL|SAR_INTR_MASKED_EOS_MASKED_Msk|macro|SAR_INTR_MASKED_EOS_MASKED_Msk
DECL|SAR_INTR_MASKED_EOS_MASKED_Pos|macro|SAR_INTR_MASKED_EOS_MASKED_Pos
DECL|SAR_INTR_MASKED_FW_COLLISION_MASKED_Msk|macro|SAR_INTR_MASKED_FW_COLLISION_MASKED_Msk
DECL|SAR_INTR_MASKED_FW_COLLISION_MASKED_Pos|macro|SAR_INTR_MASKED_FW_COLLISION_MASKED_Pos
DECL|SAR_INTR_MASKED_INJ_COLLISION_MASKED_Msk|macro|SAR_INTR_MASKED_INJ_COLLISION_MASKED_Msk
DECL|SAR_INTR_MASKED_INJ_COLLISION_MASKED_Pos|macro|SAR_INTR_MASKED_INJ_COLLISION_MASKED_Pos
DECL|SAR_INTR_MASKED_INJ_EOC_MASKED_Msk|macro|SAR_INTR_MASKED_INJ_EOC_MASKED_Msk
DECL|SAR_INTR_MASKED_INJ_EOC_MASKED_Pos|macro|SAR_INTR_MASKED_INJ_EOC_MASKED_Pos
DECL|SAR_INTR_MASKED_INJ_RANGE_MASKED_Msk|macro|SAR_INTR_MASKED_INJ_RANGE_MASKED_Msk
DECL|SAR_INTR_MASKED_INJ_RANGE_MASKED_Pos|macro|SAR_INTR_MASKED_INJ_RANGE_MASKED_Pos
DECL|SAR_INTR_MASKED_INJ_SATURATE_MASKED_Msk|macro|SAR_INTR_MASKED_INJ_SATURATE_MASKED_Msk
DECL|SAR_INTR_MASKED_INJ_SATURATE_MASKED_Pos|macro|SAR_INTR_MASKED_INJ_SATURATE_MASKED_Pos
DECL|SAR_INTR_MASKED_OVERFLOW_MASKED_Msk|macro|SAR_INTR_MASKED_OVERFLOW_MASKED_Msk
DECL|SAR_INTR_MASKED_OVERFLOW_MASKED_Pos|macro|SAR_INTR_MASKED_OVERFLOW_MASKED_Pos
DECL|SAR_INTR_MASK_DSI_COLLISION_MASK_Msk|macro|SAR_INTR_MASK_DSI_COLLISION_MASK_Msk
DECL|SAR_INTR_MASK_DSI_COLLISION_MASK_Pos|macro|SAR_INTR_MASK_DSI_COLLISION_MASK_Pos
DECL|SAR_INTR_MASK_EOS_MASK_Msk|macro|SAR_INTR_MASK_EOS_MASK_Msk
DECL|SAR_INTR_MASK_EOS_MASK_Pos|macro|SAR_INTR_MASK_EOS_MASK_Pos
DECL|SAR_INTR_MASK_FW_COLLISION_MASK_Msk|macro|SAR_INTR_MASK_FW_COLLISION_MASK_Msk
DECL|SAR_INTR_MASK_FW_COLLISION_MASK_Pos|macro|SAR_INTR_MASK_FW_COLLISION_MASK_Pos
DECL|SAR_INTR_MASK_INJ_COLLISION_MASK_Msk|macro|SAR_INTR_MASK_INJ_COLLISION_MASK_Msk
DECL|SAR_INTR_MASK_INJ_COLLISION_MASK_Pos|macro|SAR_INTR_MASK_INJ_COLLISION_MASK_Pos
DECL|SAR_INTR_MASK_INJ_EOC_MASK_Msk|macro|SAR_INTR_MASK_INJ_EOC_MASK_Msk
DECL|SAR_INTR_MASK_INJ_EOC_MASK_Pos|macro|SAR_INTR_MASK_INJ_EOC_MASK_Pos
DECL|SAR_INTR_MASK_INJ_RANGE_MASK_Msk|macro|SAR_INTR_MASK_INJ_RANGE_MASK_Msk
DECL|SAR_INTR_MASK_INJ_RANGE_MASK_Pos|macro|SAR_INTR_MASK_INJ_RANGE_MASK_Pos
DECL|SAR_INTR_MASK_INJ_SATURATE_MASK_Msk|macro|SAR_INTR_MASK_INJ_SATURATE_MASK_Msk
DECL|SAR_INTR_MASK_INJ_SATURATE_MASK_Pos|macro|SAR_INTR_MASK_INJ_SATURATE_MASK_Pos
DECL|SAR_INTR_MASK_OVERFLOW_MASK_Msk|macro|SAR_INTR_MASK_OVERFLOW_MASK_Msk
DECL|SAR_INTR_MASK_OVERFLOW_MASK_Pos|macro|SAR_INTR_MASK_OVERFLOW_MASK_Pos
DECL|SAR_INTR_OVERFLOW_INTR_Msk|macro|SAR_INTR_OVERFLOW_INTR_Msk
DECL|SAR_INTR_OVERFLOW_INTR_Pos|macro|SAR_INTR_OVERFLOW_INTR_Pos
DECL|SAR_INTR_SET_DSI_COLLISION_SET_Msk|macro|SAR_INTR_SET_DSI_COLLISION_SET_Msk
DECL|SAR_INTR_SET_DSI_COLLISION_SET_Pos|macro|SAR_INTR_SET_DSI_COLLISION_SET_Pos
DECL|SAR_INTR_SET_EOS_SET_Msk|macro|SAR_INTR_SET_EOS_SET_Msk
DECL|SAR_INTR_SET_EOS_SET_Pos|macro|SAR_INTR_SET_EOS_SET_Pos
DECL|SAR_INTR_SET_FW_COLLISION_SET_Msk|macro|SAR_INTR_SET_FW_COLLISION_SET_Msk
DECL|SAR_INTR_SET_FW_COLLISION_SET_Pos|macro|SAR_INTR_SET_FW_COLLISION_SET_Pos
DECL|SAR_INTR_SET_INJ_COLLISION_SET_Msk|macro|SAR_INTR_SET_INJ_COLLISION_SET_Msk
DECL|SAR_INTR_SET_INJ_COLLISION_SET_Pos|macro|SAR_INTR_SET_INJ_COLLISION_SET_Pos
DECL|SAR_INTR_SET_INJ_EOC_SET_Msk|macro|SAR_INTR_SET_INJ_EOC_SET_Msk
DECL|SAR_INTR_SET_INJ_EOC_SET_Pos|macro|SAR_INTR_SET_INJ_EOC_SET_Pos
DECL|SAR_INTR_SET_INJ_RANGE_SET_Msk|macro|SAR_INTR_SET_INJ_RANGE_SET_Msk
DECL|SAR_INTR_SET_INJ_RANGE_SET_Pos|macro|SAR_INTR_SET_INJ_RANGE_SET_Pos
DECL|SAR_INTR_SET_INJ_SATURATE_SET_Msk|macro|SAR_INTR_SET_INJ_SATURATE_SET_Msk
DECL|SAR_INTR_SET_INJ_SATURATE_SET_Pos|macro|SAR_INTR_SET_INJ_SATURATE_SET_Pos
DECL|SAR_INTR_SET_OVERFLOW_SET_Msk|macro|SAR_INTR_SET_OVERFLOW_SET_Msk
DECL|SAR_INTR_SET_OVERFLOW_SET_Pos|macro|SAR_INTR_SET_OVERFLOW_SET_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P0_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P0_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P0_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P0_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P0_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P0_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P0_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P0_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P1_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P1_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P1_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P1_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P1_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P1_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P1_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P1_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P2_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P2_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P2_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P2_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P2_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P2_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P2_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P2_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P3_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P3_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P3_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P3_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P3_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P3_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P3_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P3_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P4_COREIO0_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P4_COREIO0_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P4_COREIO0_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P4_COREIO0_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P4_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P4_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P4_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P4_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P4_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P4_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P4_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P4_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P5_COREIO1_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P5_COREIO1_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P5_COREIO1_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P5_COREIO1_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P5_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P5_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P5_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P5_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P5_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P5_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P5_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P5_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P6_COREIO2_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P6_COREIO2_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P6_COREIO2_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P6_COREIO2_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P6_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P6_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P6_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P6_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P6_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P6_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P6_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P6_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P7_COREIO3_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P7_COREIO3_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P7_COREIO3_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P7_COREIO3_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P7_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P7_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P7_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P7_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_P7_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_P7_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_P7_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_P7_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VMINUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_TEMP_VPLUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_TEMP_VPLUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_TEMP_VPLUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_TEMP_VPLUS_Pos
DECL|SAR_MUX_SWITCH0_MUX_FW_VSSA_VMINUS_Msk|macro|SAR_MUX_SWITCH0_MUX_FW_VSSA_VMINUS_Msk
DECL|SAR_MUX_SWITCH0_MUX_FW_VSSA_VMINUS_Pos|macro|SAR_MUX_SWITCH0_MUX_FW_VSSA_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSA_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSA_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSA_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSA_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSA_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSA_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSA_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSA_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSB_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSB_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSB_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSB_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSB_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSB_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSB_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_AMUXBUSB_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P0_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P0_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P0_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P0_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P0_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P0_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P0_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P0_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P1_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P1_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P1_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P1_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P1_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P1_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P1_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P1_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P2_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P2_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P2_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P2_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P2_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P2_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P2_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P2_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P3_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P3_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P3_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P3_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P3_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P3_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P3_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P3_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_COREIO0_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_COREIO0_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_COREIO0_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_COREIO0_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P4_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_COREIO1_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_COREIO1_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_COREIO1_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_COREIO1_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P5_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_COREIO2_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_COREIO2_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_COREIO2_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_COREIO2_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P6_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_COREIO3_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_COREIO3_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_COREIO3_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_COREIO3_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_P7_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS0_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS0_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS0_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS0_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS0_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS0_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS0_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS0_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS1_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS1_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS1_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS1_VMINUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS1_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS1_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS1_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_SARBUS1_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_TEMP_VPLUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_TEMP_VPLUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_TEMP_VPLUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_TEMP_VPLUS_Pos
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_VSSA_VMINUS_Msk|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_VSSA_VMINUS_Msk
DECL|SAR_MUX_SWITCH_CLEAR0_MUX_FW_VSSA_VMINUS_Pos|macro|SAR_MUX_SWITCH_CLEAR0_MUX_FW_VSSA_VMINUS_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_AMUXBUSA_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_AMUXBUSA_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_AMUXBUSA_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_AMUXBUSA_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_AMUXBUSB_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_AMUXBUSB_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_AMUXBUSB_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_AMUXBUSB_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P0_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P0_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P0_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P0_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P1_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P1_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P1_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P1_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P2_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P2_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P2_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P2_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P3_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P3_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P3_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P3_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P4_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P4_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P4_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P4_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P5_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P5_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P5_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P5_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P6_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P6_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P6_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P6_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P7_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P7_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P7_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_P7_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_SARBUS0_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_SARBUS0_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_SARBUS0_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_SARBUS0_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_SARBUS1_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_SARBUS1_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_SARBUS1_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_SARBUS1_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_TEMP_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_TEMP_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_TEMP_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_TEMP_Pos
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_VSSA_Msk|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_VSSA_Msk
DECL|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_VSSA_Pos|macro|SAR_MUX_SWITCH_DS_CTRL_MUX_DS_CTRL_VSSA_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSA_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSA_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSA_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSA_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSB_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSB_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSB_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSB_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P0_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P0_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P0_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P0_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P1_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P1_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P1_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P1_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P2_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P2_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P2_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P2_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P3_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P3_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P3_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P3_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P4_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P4_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P4_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P4_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P5_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P5_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P5_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P5_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P6_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P6_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P6_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P6_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P7_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P7_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P7_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P7_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS0_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS0_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS0_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS0_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS1_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS1_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS1_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS1_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_TEMP_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_TEMP_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_TEMP_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_TEMP_Pos
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_VSSA_Msk|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_VSSA_Msk
DECL|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_VSSA_Pos|macro|SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_VSSA_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSA_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSA_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSA_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSA_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSA_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSA_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSA_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSA_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSB_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSB_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSB_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSB_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSB_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSB_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSB_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_AMUXBUSB_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P0_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P0_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P0_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P0_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P0_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P0_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P0_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P0_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P1_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P1_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P1_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P1_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P1_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P1_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P1_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P1_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P2_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P2_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P2_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P2_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P2_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P2_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P2_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P2_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P3_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P3_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P3_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P3_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P3_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P3_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P3_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P3_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P4_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P4_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P4_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P4_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P4_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P4_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P4_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P4_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P5_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P5_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P5_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P5_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P5_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P5_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P5_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P5_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P6_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P6_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P6_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P6_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P6_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P6_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P6_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P6_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P7_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P7_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P7_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P7_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P7_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P7_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_P7_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_P7_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS0_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS0_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS0_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS0_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS0_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS0_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS0_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS0_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS1_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS1_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS1_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS1_VMINUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS1_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS1_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS1_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_SARBUS1_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_TEMP_VPLUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_TEMP_VPLUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_TEMP_VPLUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_TEMP_VPLUS_Pos
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_VSSA_VMINUS_Msk|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_VSSA_VMINUS_Msk
DECL|SAR_MUX_SWITCH_STATUS_MUX_FW_VSSA_VMINUS_Pos|macro|SAR_MUX_SWITCH_STATUS_MUX_FW_VSSA_VMINUS_Pos
DECL|SAR_RANGE_COND_RANGE_COND_Msk|macro|SAR_RANGE_COND_RANGE_COND_Msk
DECL|SAR_RANGE_COND_RANGE_COND_Pos|macro|SAR_RANGE_COND_RANGE_COND_Pos
DECL|SAR_RANGE_INTR_MASKED_RANGE_MASKED_Msk|macro|SAR_RANGE_INTR_MASKED_RANGE_MASKED_Msk
DECL|SAR_RANGE_INTR_MASKED_RANGE_MASKED_Pos|macro|SAR_RANGE_INTR_MASKED_RANGE_MASKED_Pos
DECL|SAR_RANGE_INTR_MASK_RANGE_MASK_Msk|macro|SAR_RANGE_INTR_MASK_RANGE_MASK_Msk
DECL|SAR_RANGE_INTR_MASK_RANGE_MASK_Pos|macro|SAR_RANGE_INTR_MASK_RANGE_MASK_Pos
DECL|SAR_RANGE_INTR_RANGE_INTR_Msk|macro|SAR_RANGE_INTR_RANGE_INTR_Msk
DECL|SAR_RANGE_INTR_RANGE_INTR_Pos|macro|SAR_RANGE_INTR_RANGE_INTR_Pos
DECL|SAR_RANGE_INTR_SET_RANGE_SET_Msk|macro|SAR_RANGE_INTR_SET_RANGE_SET_Msk
DECL|SAR_RANGE_INTR_SET_RANGE_SET_Pos|macro|SAR_RANGE_INTR_SET_RANGE_SET_Pos
DECL|SAR_RANGE_THRES_RANGE_HIGH_Msk|macro|SAR_RANGE_THRES_RANGE_HIGH_Msk
DECL|SAR_RANGE_THRES_RANGE_HIGH_Pos|macro|SAR_RANGE_THRES_RANGE_HIGH_Pos
DECL|SAR_RANGE_THRES_RANGE_LOW_Msk|macro|SAR_RANGE_THRES_RANGE_LOW_Msk
DECL|SAR_RANGE_THRES_RANGE_LOW_Pos|macro|SAR_RANGE_THRES_RANGE_LOW_Pos
DECL|SAR_SAMPLE_CTRL_AVG_CNT_Msk|macro|SAR_SAMPLE_CTRL_AVG_CNT_Msk
DECL|SAR_SAMPLE_CTRL_AVG_CNT_Pos|macro|SAR_SAMPLE_CTRL_AVG_CNT_Pos
DECL|SAR_SAMPLE_CTRL_AVG_MODE_Msk|macro|SAR_SAMPLE_CTRL_AVG_MODE_Msk
DECL|SAR_SAMPLE_CTRL_AVG_MODE_Pos|macro|SAR_SAMPLE_CTRL_AVG_MODE_Pos
DECL|SAR_SAMPLE_CTRL_AVG_SHIFT_Msk|macro|SAR_SAMPLE_CTRL_AVG_SHIFT_Msk
DECL|SAR_SAMPLE_CTRL_AVG_SHIFT_Pos|macro|SAR_SAMPLE_CTRL_AVG_SHIFT_Pos
DECL|SAR_SAMPLE_CTRL_CONTINUOUS_Msk|macro|SAR_SAMPLE_CTRL_CONTINUOUS_Msk
DECL|SAR_SAMPLE_CTRL_CONTINUOUS_Pos|macro|SAR_SAMPLE_CTRL_CONTINUOUS_Pos
DECL|SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Msk|macro|SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Msk
DECL|SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos|macro|SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos
DECL|SAR_SAMPLE_CTRL_DSI_SYNC_TRIGGER_Msk|macro|SAR_SAMPLE_CTRL_DSI_SYNC_TRIGGER_Msk
DECL|SAR_SAMPLE_CTRL_DSI_SYNC_TRIGGER_Pos|macro|SAR_SAMPLE_CTRL_DSI_SYNC_TRIGGER_Pos
DECL|SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Msk|macro|SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Msk
DECL|SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos|macro|SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos
DECL|SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk|macro|SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk
DECL|SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Pos|macro|SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Pos
DECL|SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk|macro|SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk
DECL|SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Pos|macro|SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Pos
DECL|SAR_SAMPLE_CTRL_LEFT_ALIGN_Msk|macro|SAR_SAMPLE_CTRL_LEFT_ALIGN_Msk
DECL|SAR_SAMPLE_CTRL_LEFT_ALIGN_Pos|macro|SAR_SAMPLE_CTRL_LEFT_ALIGN_Pos
DECL|SAR_SAMPLE_CTRL_REPEAT_INVALID_Msk|macro|SAR_SAMPLE_CTRL_REPEAT_INVALID_Msk
DECL|SAR_SAMPLE_CTRL_REPEAT_INVALID_Pos|macro|SAR_SAMPLE_CTRL_REPEAT_INVALID_Pos
DECL|SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Msk|macro|SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Msk
DECL|SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos|macro|SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos
DECL|SAR_SAMPLE_CTRL_TRIGGER_OUT_EN_Msk|macro|SAR_SAMPLE_CTRL_TRIGGER_OUT_EN_Msk
DECL|SAR_SAMPLE_CTRL_TRIGGER_OUT_EN_Pos|macro|SAR_SAMPLE_CTRL_TRIGGER_OUT_EN_Pos
DECL|SAR_SAMPLE_CTRL_UAB_SCAN_MODE_Msk|macro|SAR_SAMPLE_CTRL_UAB_SCAN_MODE_Msk
DECL|SAR_SAMPLE_CTRL_UAB_SCAN_MODE_Pos|macro|SAR_SAMPLE_CTRL_UAB_SCAN_MODE_Pos
DECL|SAR_SAMPLE_CTRL_VALID_IGNORE_Msk|macro|SAR_SAMPLE_CTRL_VALID_IGNORE_Msk
DECL|SAR_SAMPLE_CTRL_VALID_IGNORE_Pos|macro|SAR_SAMPLE_CTRL_VALID_IGNORE_Pos
DECL|SAR_SAMPLE_CTRL_VALID_SEL_EN_Msk|macro|SAR_SAMPLE_CTRL_VALID_SEL_EN_Msk
DECL|SAR_SAMPLE_CTRL_VALID_SEL_EN_Pos|macro|SAR_SAMPLE_CTRL_VALID_SEL_EN_Pos
DECL|SAR_SAMPLE_CTRL_VALID_SEL_Msk|macro|SAR_SAMPLE_CTRL_VALID_SEL_Msk
DECL|SAR_SAMPLE_CTRL_VALID_SEL_Pos|macro|SAR_SAMPLE_CTRL_VALID_SEL_Pos
DECL|SAR_SAMPLE_TIME01_SAMPLE_TIME0_Msk|macro|SAR_SAMPLE_TIME01_SAMPLE_TIME0_Msk
DECL|SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos|macro|SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos
DECL|SAR_SAMPLE_TIME01_SAMPLE_TIME1_Msk|macro|SAR_SAMPLE_TIME01_SAMPLE_TIME1_Msk
DECL|SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos|macro|SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos
DECL|SAR_SAMPLE_TIME23_SAMPLE_TIME2_Msk|macro|SAR_SAMPLE_TIME23_SAMPLE_TIME2_Msk
DECL|SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos|macro|SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos
DECL|SAR_SAMPLE_TIME23_SAMPLE_TIME3_Msk|macro|SAR_SAMPLE_TIME23_SAMPLE_TIME3_Msk
DECL|SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos|macro|SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos
DECL|SAR_SATURATE_INTR_MASKED_SATURATE_MASKED_Msk|macro|SAR_SATURATE_INTR_MASKED_SATURATE_MASKED_Msk
DECL|SAR_SATURATE_INTR_MASKED_SATURATE_MASKED_Pos|macro|SAR_SATURATE_INTR_MASKED_SATURATE_MASKED_Pos
DECL|SAR_SATURATE_INTR_MASK_SATURATE_MASK_Msk|macro|SAR_SATURATE_INTR_MASK_SATURATE_MASK_Msk
DECL|SAR_SATURATE_INTR_MASK_SATURATE_MASK_Pos|macro|SAR_SATURATE_INTR_MASK_SATURATE_MASK_Pos
DECL|SAR_SATURATE_INTR_SATURATE_INTR_Msk|macro|SAR_SATURATE_INTR_SATURATE_INTR_Msk
DECL|SAR_SATURATE_INTR_SATURATE_INTR_Pos|macro|SAR_SATURATE_INTR_SATURATE_INTR_Pos
DECL|SAR_SATURATE_INTR_SET_SATURATE_SET_Msk|macro|SAR_SATURATE_INTR_SET_SATURATE_SET_Msk
DECL|SAR_SATURATE_INTR_SET_SATURATE_SET_Pos|macro|SAR_SATURATE_INTR_SET_SATURATE_SET_Pos
DECL|SAR_SECTION_SIZE|macro|SAR_SECTION_SIZE
DECL|SAR_START_CTRL_FW_TRIGGER_Msk|macro|SAR_START_CTRL_FW_TRIGGER_Msk
DECL|SAR_START_CTRL_FW_TRIGGER_Pos|macro|SAR_START_CTRL_FW_TRIGGER_Pos
DECL|SAR_STATUS_BUSY_Msk|macro|SAR_STATUS_BUSY_Msk
DECL|SAR_STATUS_BUSY_Pos|macro|SAR_STATUS_BUSY_Pos
DECL|SAR_STATUS_CUR_CHAN_Msk|macro|SAR_STATUS_CUR_CHAN_Msk
DECL|SAR_STATUS_CUR_CHAN_Pos|macro|SAR_STATUS_CUR_CHAN_Pos
DECL|SAR_STATUS_SW_VREF_NEG_Msk|macro|SAR_STATUS_SW_VREF_NEG_Msk
DECL|SAR_STATUS_SW_VREF_NEG_Pos|macro|SAR_STATUS_SW_VREF_NEG_Pos
DECL|SAR_V1_Type|typedef|} SAR_V1_Type; /*!< Size = 3848 (0xF08) */
DECL|SATURATE_INTR_MASKED|member|__IM uint32_t SATURATE_INTR_MASKED; /*!< 0x0000022C Saturate interrupt masked request register */
DECL|SATURATE_INTR_MASK|member|__IOM uint32_t SATURATE_INTR_MASK; /*!< 0x00000228 Saturate interrupt mask register. */
DECL|SATURATE_INTR_SET|member|__IOM uint32_t SATURATE_INTR_SET; /*!< 0x00000224 Saturate interrupt set request register */
DECL|SATURATE_INTR|member|__IOM uint32_t SATURATE_INTR; /*!< 0x00000220 Saturate interrupt request register. */
DECL|START_CTRL|member|__IOM uint32_t START_CTRL; /*!< 0x00000024 Start control register (firmware trigger). */
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x000002A0 Current status of internal SAR registers (mostly for debug) */
DECL|_CYIP_SAR_H_|macro|_CYIP_SAR_H_
