$date
	Sat May 10 07:49:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pixel $end
$var wire 1 ! vld_out $end
$var wire 1 " rdy_in $end
$var wire 32 # pixel_out [31:0] $end
$var wire 8 $ color_out [7:0] $end
$var parameter 32 % CLK_PERIOD $end
$var reg 1 & clk $end
$var reg 48 ' in_abs_pos [47:0] $end
$var reg 48 ( in_delta_0 [47:0] $end
$var reg 48 ) in_delta_1 [47:0] $end
$var reg 48 * in_delta_2 [47:0] $end
$var reg 16 + in_dzdx [15:0] $end
$var reg 16 , in_dzdy [15:0] $end
$var reg 32 - in_edge_0 [31:0] $end
$var reg 32 . in_edge_1 [31:0] $end
$var reg 32 / in_edge_2 [31:0] $end
$var reg 19 0 in_metadata [18:0] $end
$var reg 32 1 in_z_current [31:0] $end
$var reg 1 2 rdy_out $end
$var reg 1 3 rst_n $end
$var reg 1 4 vld_in $end
$scope module pixel_proc $end
$var wire 1 & clk $end
$var wire 48 5 in_abs_pos [47:0] $end
$var wire 48 6 in_delta_0 [47:0] $end
$var wire 48 7 in_delta_1 [47:0] $end
$var wire 48 8 in_delta_2 [47:0] $end
$var wire 16 9 in_dzdx [15:0] $end
$var wire 16 : in_dzdy [15:0] $end
$var wire 32 ; in_edge_0 [31:0] $end
$var wire 32 < in_edge_1 [31:0] $end
$var wire 32 = in_edge_2 [31:0] $end
$var wire 19 > in_metadata [18:0] $end
$var wire 32 ? in_z_current [31:0] $end
$var wire 1 2 rdy_out $end
$var wire 1 3 rst_n $end
$var wire 1 4 vld_in $end
$var wire 48 @ zero [47:0] $end
$var wire 32 A out_coord [31:0] $end
$var wire 11 B new_tile_coord [10:0] $end
$var wire 11 C current_tile_coord [10:0] $end
$var reg 48 D abs_pos [47:0] $end
$var reg 8 E color_out [7:0] $end
$var reg 48 F delta_0 [47:0] $end
$var reg 48 G delta_1 [47:0] $end
$var reg 48 H delta_2 [47:0] $end
$var reg 16 I dzdx [15:0] $end
$var reg 16 J dzdy [15:0] $end
$var reg 32 K edge_0 [31:0] $end
$var reg 32 L edge_1 [31:0] $end
$var reg 32 M edge_2 [31:0] $end
$var reg 48 N flush_abs_pos [47:0] $end
$var reg 8 O flush_rel_pos [7:0] $end
$var reg 19 P metadata [18:0] $end
$var reg 2 Q next_state [1:0] $end
$var reg 32 R pixel_out [31:0] $end
$var reg 2 S present_state [1:0] $end
$var reg 1 " rdy_in $end
$var reg 8 T rel_pos [7:0] $end
$var reg 48 U temp_coord [47:0] $end
$var reg 32 V temp_edge_col_off [31:0] $end
$var reg 32 W temp_edge_row_off [31:0] $end
$var reg 32 X temp_z_col_off [31:0] $end
$var reg 32 Y temp_z_row_off [31:0] $end
$var reg 1 ! vld_out $end
$var reg 32 Z z_current [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 [ i [31:0] $end
$upscope $end
$scope task edge_column_offset $end
$upscope $end
$scope task edge_row_offset $end
$upscope $end
$scope task sext_f16_f32 $end
$upscope $end
$scope task tile_to_coord $end
$upscope $end
$scope task z_row_offset $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 %
$end
#0
$dumpvars
b0 [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
b0 Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
b0 @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
04
03
02
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
0&
bx $
bx #
x"
x!
$end
#5
b0 C
b0 A
b0 S
1"
b0 Z
b0 J
b0 I
b0 P
b0 H
b0 G
b0 F
b0 M
b0 L
b0 K
b0 O
b0 T
b0 N
b0 D
b100000000 [
1&
#10
0&
#15
b100000000 [
13
1&
