{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739351867215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739351867225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 17:17:47 2025 " "Processing started: Wed Feb 12 17:17:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739351867225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351867225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351867225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739351868417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739351868417 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "My_First_NIOS_II_Platform_Designer.qsys " "Elaborating Platform Designer system entity \"My_First_NIOS_II_Platform_Designer.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351878131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:02 Progress: Loading NIOS_II/My_First_NIOS_II_Platform_Designer.qsys " "2025.02.12.17:18:02 Progress: Loading NIOS_II/My_First_NIOS_II_Platform_Designer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351882056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:02 Progress: Reading input file " "2025.02.12.17:18:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351882657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:02 Progress: Adding DEBUG \[altera_avalon_jtag_uart 18.1\] " "2025.02.12.17:18:02 Progress: Adding DEBUG \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351882738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:02 Progress: Parameterizing module DEBUG " "2025.02.12.17:18:02 Progress: Parameterizing module DEBUG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351882850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:02 Progress: Adding GPIO \[altera_avalon_pio 18.1\] " "2025.02.12.17:18:02 Progress: Adding GPIO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351882852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:02 Progress: Parameterizing module GPIO " "2025.02.12.17:18:02 Progress: Parameterizing module GPIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351882875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:02 Progress: Adding HelloNios \[altera_nios2_gen2 18.1\] " "2025.02.12.17:18:02 Progress: Adding HelloNios \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351882875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:03 Progress: Parameterizing module HelloNios " "2025.02.12.17:18:03 Progress: Parameterizing module HelloNios" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351883880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:03 Progress: Adding SRAM \[altera_avalon_onchip_memory2 18.1\] " "2025.02.12.17:18:03 Progress: Adding SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351883884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:03 Progress: Parameterizing module SRAM " "2025.02.12.17:18:03 Progress: Parameterizing module SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351883914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:03 Progress: Adding TIMER \[altera_avalon_timer 18.1\] " "2025.02.12.17:18:03 Progress: Adding TIMER \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351883915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:03 Progress: Parameterizing module TIMER " "2025.02.12.17:18:03 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351883971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:03 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.02.12.17:18:03 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351883971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:04 Progress: Parameterizing module clk_0 " "2025.02.12.17:18:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351884126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:04 Progress: Adding spi_0 \[altera_avalon_spi 18.1\] " "2025.02.12.17:18:04 Progress: Adding spi_0 \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351884127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:04 Progress: Parameterizing module spi_0 " "2025.02.12.17:18:04 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351884148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:04 Progress: Building connections " "2025.02.12.17:18:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351884149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:04 Progress: Parameterizing connections " "2025.02.12.17:18:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351884192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:04 Progress: Validating " "2025.02.12.17:18:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351884195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.17:18:05 Progress: Done reading input file " "2025.02.12.17:18:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351885402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_First_NIOS_II_Platform_Designer.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "My_First_NIOS_II_Platform_Designer.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351886509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_First_NIOS_II_Platform_Designer: Generating My_First_NIOS_II_Platform_Designer \"My_First_NIOS_II_Platform_Designer\" for QUARTUS_SYNTH " "My_First_NIOS_II_Platform_Designer: Generating My_First_NIOS_II_Platform_Designer \"My_First_NIOS_II_Platform_Designer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351887196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_DEBUG' " "DEBUG: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_DEBUG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351891858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0002_DEBUG_gen//My_First_NIOS_II_Platform_Designer_DEBUG_component_configuration.pl  --do_build_sim=0  \] " "DEBUG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0002_DEBUG_gen//My_First_NIOS_II_Platform_Designer_DEBUG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351891858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_DEBUG' " "DEBUG: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_DEBUG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351892258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_jtag_uart \"DEBUG\" " "DEBUG: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_jtag_uart \"DEBUG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351892266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_GPIO' " "GPIO: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351892272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0003_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0003_GPIO_gen//My_First_NIOS_II_Platform_Designer_GPIO_component_configuration.pl  --do_build_sim=0  \] " "GPIO:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0003_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0003_GPIO_gen//My_First_NIOS_II_Platform_Designer_GPIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351892272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_GPIO' " "GPIO: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351892581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_pio \"GPIO\" " "GPIO: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_pio \"GPIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351892585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HelloNios: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_nios2_gen2 \"HelloNios\" " "HelloNios: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_nios2_gen2 \"HelloNios\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_SRAM' " "SRAM: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_SRAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0004_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0004_SRAM_gen//My_First_NIOS_II_Platform_Designer_SRAM_component_configuration.pl  --do_build_sim=0  \] " "SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_SRAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0004_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0004_SRAM_gen//My_First_NIOS_II_Platform_Designer_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_SRAM' " "SRAM: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_onchip_memory2 \"SRAM\" " "SRAM: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_onchip_memory2 \"SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_TIMER' " "TIMER: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0005_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0005_TIMER_gen//My_First_NIOS_II_Platform_Designer_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0005_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0005_TIMER_gen//My_First_NIOS_II_Platform_Designer_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_TIMER' " "TIMER: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_spi_0' " "Spi_0: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_spi_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0006_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0006_spi_0_gen//My_First_NIOS_II_Platform_Designer_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_spi_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0006_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0006_spi_0_gen//My_First_NIOS_II_Platform_Designer_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351893877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_spi_0' " "Spi_0: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351894224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351894228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351897784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351898118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351898483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351898842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351899184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351899611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351902064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351902072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"My_First_NIOS_II_Platform_Designer\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351902082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_HelloNios_cpu' " "Cpu: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_HelloNios_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351902103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=My_First_NIOS_II_Platform_Designer_HelloNios_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0009_cpu_gen//My_First_NIOS_II_Platform_Designer_HelloNios_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=My_First_NIOS_II_Platform_Designer_HelloNios_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_3040974388361267906.dir/0009_cpu_gen//My_First_NIOS_II_Platform_Designer_HelloNios_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351902103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:22 (*) Starting Nios II generation " "Cpu: # 2025.02.12 17:18:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:22 (*)   Checking for plaintext license. " "Cpu: # 2025.02.12 17:18:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.02.12 17:18:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.02.12 17:18:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.02.12 17:18:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:23 (*)   Plaintext license not found. " "Cpu: # 2025.02.12 17:18:23 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:23 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2025.02.12 17:18:23 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.02.12 17:18:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:23 (*)   Creating all objects for CPU " "Cpu: # 2025.02.12 17:18:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:24 (*)   Generating RTL from CPU objects " "Cpu: # 2025.02.12 17:18:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:24 (*)   Creating plain-text RTL " "Cpu: # 2025.02.12 17:18:24 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.02.12 17:18:24 (*) Done Nios II generation " "Cpu: # 2025.02.12 17:18:24 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_HelloNios_cpu' " "Cpu: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_HelloNios_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"HelloNios\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"HelloNios\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HelloNios_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"HelloNios_data_master_translator\" " "HelloNios_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"HelloNios_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\" " "DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HelloNios_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"HelloNios_data_master_agent\" " "HelloNios_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"HelloNios_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\" " "DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\" " "DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351904998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/My_First_NIOS_II_Platform_Designer/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/My_First_NIOS_II_Platform_Designer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/My_First_NIOS_II_Platform_Designer/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/My_First_NIOS_II_Platform_Designer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/My_First_NIOS_II_Platform_Designer/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/My_First_NIOS_II_Platform_Designer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_First_NIOS_II_Platform_Designer: Done \"My_First_NIOS_II_Platform_Designer\" with 29 modules, 41 files " "My_First_NIOS_II_Platform_Designer: Done \"My_First_NIOS_II_Platform_Designer\" with 29 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351905688 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "My_First_NIOS_II_Platform_Designer.qsys " "Finished elaborating Platform Designer system entity \"My_First_NIOS_II_Platform_Designer.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351906611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/my_first_nios_ii_platform_designer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/my_first_nios_ii_platform_designer.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer " "Found entity 1: My_First_NIOS_II_Platform_Designer" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_irq_mapper " "Found entity 1: My_First_NIOS_II_Platform_Designer_irq_mapper" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906927 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739351906976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739351906976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906978 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739351906983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739351906984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906985 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739351906992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739351906992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906994 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351906994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351906994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739351906999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739351906999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907001 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_spi_0 " "Found entity 1: My_First_NIOS_II_Platform_Designer_spi_0" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_spi_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_TIMER " "Found entity 1: My_First_NIOS_II_Platform_Designer_TIMER" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_TIMER.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_SRAM " "Found entity 1: My_First_NIOS_II_Platform_Designer_SRAM" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module " "Found entity 2: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "3 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug " "Found entity 3: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "4 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break " "Found entity 4: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "5 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk " "Found entity 5: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "6 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk " "Found entity 6: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "7 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace " "Found entity 7: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "8 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode " "Found entity 8: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "9 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace " "Found entity 9: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "10 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "11 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "12 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "13 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo " "Found entity 13: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "14 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib " "Found entity 14: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "15 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im " "Found entity 15: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "16 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_performance_monitors " "Found entity 16: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_performance_monitors" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "17 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg " "Found entity 17: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "18 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module " "Found entity 18: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "19 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem " "Found entity 19: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "20 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci " "Found entity 20: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""} { "Info" "ISGN_ENTITY_NAME" "21 My_First_NIOS_II_Platform_Designer_HelloNios_cpu " "Found entity 21: My_First_NIOS_II_Platform_Designer_HelloNios_cpu" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_GPIO " "Found entity 1: My_First_NIOS_II_Platform_Designer_GPIO" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w " "Found entity 1: My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907174 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w " "Found entity 2: My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907174 ""} { "Info" "ISGN_ENTITY_NAME" "3 My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_r " "Found entity 3: My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_r" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907174 ""} { "Info" "ISGN_ENTITY_NAME" "4 My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r " "Found entity 4: My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907174 ""} { "Info" "ISGN_ENTITY_NAME" "5 My_First_NIOS_II_Platform_Designer_DEBUG " "Found entity 5: My_First_NIOS_II_Platform_Designer_DEBUG" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739351907174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907174 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer my_first_nios_ii_platform_designer.v(6) " "Verilog HDL error at my_first_nios_ii_platform_designer.v(6): module \"My_First_NIOS_II_Platform_Designer\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/my_first_nios_ii_platform_designer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/my_first_nios_ii_platform_designer.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907180 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer My_First_NIOS_II_Platform_Designer.v(6) " "HDL info at My_First_NIOS_II_Platform_Designer.v(6): see declaration for object \"My_First_NIOS_II_Platform_Designer\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/my_first_nios_ii_platform_designer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/my_first_nios_ii_platform_designer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907181 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w my_first_nios_ii_platform_designer_debug.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_debug.v(21): module \"My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907187 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w My_First_NIOS_II_Platform_Designer_DEBUG.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_DEBUG.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907188 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w my_first_nios_ii_platform_designer_debug.v(78) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\" at my_first_nios_ii_platform_designer_debug.v(78) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" 78 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907188 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_r my_first_nios_ii_platform_designer_debug.v(164) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_r\" at my_first_nios_ii_platform_designer_debug.v(164) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" 164 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907188 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r my_first_nios_ii_platform_designer_debug.v(243) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r\" at my_first_nios_ii_platform_designer_debug.v(243) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" 243 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907188 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_DEBUG my_first_nios_ii_platform_designer_debug.v(331) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_DEBUG\" at my_first_nios_ii_platform_designer_debug.v(331) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" 331 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_debug.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907190 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_GPIO my_first_nios_ii_platform_designer_gpio.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_gpio.v(21): module \"My_First_NIOS_II_Platform_Designer_GPIO\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_gpio.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_gpio.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907197 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_GPIO My_First_NIOS_II_Platform_Designer_GPIO.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_GPIO.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_GPIO\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_gpio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_gpio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907198 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_HelloNios my_first_nios_ii_platform_designer_hellonios.v(9) " "Verilog HDL error at my_first_nios_ii_platform_designer_hellonios.v(9): module \"My_First_NIOS_II_Platform_Designer_HelloNios\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907203 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_HelloNios My_First_NIOS_II_Platform_Designer_HelloNios.v(9) " "HDL info at My_First_NIOS_II_Platform_Designer_HelloNios.v(9): see declaration for object \"My_First_NIOS_II_Platform_Designer_HelloNios\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907204 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module my_first_nios_ii_platform_designer_hellonios_cpu.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_hellonios_cpu.v(21): module \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907212 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907213 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module my_first_nios_ii_platform_designer_hellonios_cpu.v(87) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(87) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 87 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907213 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug my_first_nios_ii_platform_designer_hellonios_cpu.v(153) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(153) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 153 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907213 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break my_first_nios_ii_platform_designer_hellonios_cpu.v(295) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(295) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 295 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907214 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk my_first_nios_ii_platform_designer_hellonios_cpu.v(588) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(588) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 588 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907214 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk my_first_nios_ii_platform_designer_hellonios_cpu.v(795) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(795) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 795 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907214 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace my_first_nios_ii_platform_designer_hellonios_cpu.v(982) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(982) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 982 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907214 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode my_first_nios_ii_platform_designer_hellonios_cpu.v(1115) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(1115) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 1115 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907215 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace my_first_nios_ii_platform_designer_hellonios_cpu.v(1183) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(1183) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 1183 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907215 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt my_first_nios_ii_platform_designer_hellonios_cpu.v(1265) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(1265) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 1265 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907215 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc my_first_nios_ii_platform_designer_hellonios_cpu.v(1337) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(1337) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 1337 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907215 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc my_first_nios_ii_platform_designer_hellonios_cpu.v(1380) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(1380) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 1380 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907215 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo my_first_nios_ii_platform_designer_hellonios_cpu.v(1427) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(1427) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 1427 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907216 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib my_first_nios_ii_platform_designer_hellonios_cpu.v(1913) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(1913) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 1913 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907216 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im my_first_nios_ii_platform_designer_hellonios_cpu.v(1936) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(1936) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 1936 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907216 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_performance_monitors my_first_nios_ii_platform_designer_hellonios_cpu.v(2006) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_performance_monitors\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(2006) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 2006 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907216 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg my_first_nios_ii_platform_designer_hellonios_cpu.v(2023) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(2023) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 2023 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907216 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module my_first_nios_ii_platform_designer_hellonios_cpu.v(2116) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(2116) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 2116 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907217 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem my_first_nios_ii_platform_designer_hellonios_cpu.v(2181) " "Ignored design unit \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\" at my_first_nios_ii_platform_designer_hellonios_cpu.v(2181) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" 2181 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907222 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v(21): module \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907230 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907231 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v(21): module \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907238 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907240 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v(21): module \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907248 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907249 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v(21): module \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907256 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907258 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_SRAM my_first_nios_ii_platform_designer_sram.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_sram.v(21): module \"My_First_NIOS_II_Platform_Designer_SRAM\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_sram.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_sram.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_SRAM My_First_NIOS_II_Platform_Designer_SRAM.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_SRAM.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_SRAM\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_sram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_sram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907267 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_TIMER my_first_nios_ii_platform_designer_timer.v(21) " "Verilog HDL error at my_first_nios_ii_platform_designer_timer.v(21): module \"My_First_NIOS_II_Platform_Designer_TIMER\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_timer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_timer.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907275 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_TIMER My_First_NIOS_II_Platform_Designer_TIMER.v(21) " "HDL info at My_First_NIOS_II_Platform_Designer_TIMER.v(21): see declaration for object \"My_First_NIOS_II_Platform_Designer_TIMER\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_TIMER.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_TIMER.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907277 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_irq_mapper my_first_nios_ii_platform_designer_irq_mapper.sv(31) " "Verilog HDL error at my_first_nios_ii_platform_designer_irq_mapper.sv(31): module \"My_First_NIOS_II_Platform_Designer_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907282 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_irq_mapper My_First_NIOS_II_Platform_Designer_irq_mapper.sv(31) " "HDL info at My_First_NIOS_II_Platform_Designer_irq_mapper.sv(31): see declaration for object \"My_First_NIOS_II_Platform_Designer_irq_mapper\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907283 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0 my_first_nios_ii_platform_designer_mm_interconnect_0.v(9) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0.v(9): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907293 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0 My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v(9) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v(9): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907295 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v(9) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v(9): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v(9) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v(9): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907302 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907310 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv(43) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv(43): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv(43) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv(43): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907317 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001 my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv(43) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv(43): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907322 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv(43) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv(43): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907323 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv(51) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv(51): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907328 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv(51) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv(51): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907329 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001 my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv(51) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv(51): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv(51) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv(51): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907336 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739351907340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907341 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739351907346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907346 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739351907351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907351 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739351907355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907357 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv(43) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv(43): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907362 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv(43) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv(43): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907363 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv(51) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv(51): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907368 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv(51) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv(51): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907369 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001 my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv(51) " "Verilog HDL error at my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv(51): module \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907375 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv(51) " "HDL info at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv(51): see declaration for object \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907376 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "My_First_NIOS_II_Platform_Designer_spi_0 my_first_nios_ii_platform_designer_spi_0.v(41) " "Verilog HDL error at my_first_nios_ii_platform_designer_spi_0.v(41): module \"My_First_NIOS_II_Platform_Designer_spi_0\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_spi_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_spi_0.v" 41 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "My_First_NIOS_II_Platform_Designer_spi_0 My_First_NIOS_II_Platform_Designer_spi_0.v(41) " "HDL info at My_First_NIOS_II_Platform_Designer_spi_0.v(41): see declaration for object \"My_First_NIOS_II_Platform_Designer_spi_0\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_spi_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_spi_0.v" 41 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_spi_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/my_first_nios_ii_platform_designer_spi_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907385 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/altera_avalon_sc_fifo.v C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/guan-ming.dennis-won/documents/code/workspace/workspace/cyclone_10_lp/nios_ii/db/ip/my_first_nios_ii_platform_designer/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739351907390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907391 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907396 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907396 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1739351907396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907397 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907402 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907404 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907410 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907411 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "Verilog HDL error at altera_merlin_master_translator.sv(32): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907417 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "HDL info at altera_merlin_master_translator.sv(32): see declaration for object \"altera_merlin_master_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907418 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907424 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907425 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907430 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907432 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907437 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907438 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/my_first_nios_ii_platform_designer/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/db/ip/my_first_nios_ii_platform_designer/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1739351907444 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739351907444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_first_nios_ii_platform_designer/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/my_first_nios_ii_platform_designer/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/output_files/My_First_NIOS_II.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Workspace/Cyclone_10_LP/NIOS_II/output_files/My_First_NIOS_II.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907512 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 54 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 54 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739351907628 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 17:18:27 2025 " "Processing ended: Wed Feb 12 17:18:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739351907628 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739351907628 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739351907628 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351907628 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 56 s 1  " "Quartus Prime Full Compilation was unsuccessful. 56 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739351908253 ""}
