<!DOCTYPE HTML>
<html>
<head>
  <title>Multicycle RISC Processor Design</title>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="stylesheet" href="assets/css/main.css" />
  <noscript><link rel="stylesheet" href="assets/css/noscript.css" /></noscript>
  <style>
    .image.fit img {
      max-width: 85%;
      height: auto;
      display: block;
      margin: 0 auto 1.5rem;
      border-radius: 12px;
      box-shadow: 0 0 12px rgba(0,0,0,0.15);
    }
    .highlight {
      background: #f8f8f8;
      padding: 1.5rem;
      border-left: 5px solid #00bfa5;
      border-radius: 8px;
      margin-bottom: 2rem;
    }
    iframe {
      border-radius: 12px;
      box-shadow: 0 0 12px rgba(0,0,0,0.15);
    }
  </style>
</head>
<body class="is-preload">
  <div id="wrapper">

    <!-- Header -->
    <header id="header">
      <a href="index.html" class="logo">Ngo Quoc An</a>
    </header>

    <!-- Main -->
    <div id="main" class="alt">
      <section id="one">
        <div class="inner">
          <header class="major">
            <h1>Multicycle RISC Processor Design</h1>
            <p>A project simulating a multicycle CPU architecture using Verilog</p>
          </header>

          <div class="highlight">
            <h3>Objective</h3>
            <p>Design and simulate a RISC processor based on a Multicycle model, separating each stage: Fetch, Decode, Execute, Memory, and Write Back. The goal is to reduce hardware resources compared to pipelined CPUs while ensuring proper control and data flow.</p>
          </div>

          <h3>Main Components</h3>
          <ul>
            <li>ALU, Register File, Control Unit, Memory</li>
            <li>Instruction Memory, Main Memory (RAM)</li>
            <li>Program Counter, Sign Extend, MUX, ALU Control</li>
            <li>Language: Verilog HDL</li>
            <li>Simulated using Vivado 2023.2</li>
          </ul>

          <h3>CPU Block Diagram</h3>
          <span class="image fit"><img src="images/multicycle_block_diagram.png" alt="Multicycle RISC CPU Block Diagram"></span>

          <h3>Operation Flow</h3>
          <ol>
            <li><strong>Instruction Fetch:</strong> PC sends address to Instruction Memory, fetches instruction</li>
            <li><strong>Instruction Decode:</strong> Decode opcode, read two registers from Register File</li>
            <li><strong>Execute:</strong> ALU performs operation or calculates address</li>
            <li><strong>Memory Access:</strong> Access RAM if needed</li>
            <li><strong>Write Back:</strong> Write result back to register</li>
          </ol>

          <h3>Design Illustrations</h3>
          <ul>
            <li><strong>Design Schematic:</strong></li>
            <span class="image fit"><img src="images/multicycle_schematic.png" alt="RISC CPU Schematic"></span>
            <li><strong>Simulation Waveforms:</strong></li>
            <span class="image fit"><img src="images/multicycle_waveform1.png" alt="Vivado Simulation Result 1"></span>
            <span class="image fit"><img src="images/multicycle_waveform2.png" alt="Vivado Simulation Result 2"></span>
          </ul>

          <h3>Simulation Video</h3>
          <div style="text-align: center; margin: 2rem 0;">
            <iframe width="75%" height="400" src="https://www.youtube.com/embed/mWuC0HF483c"
              title="Multicycle RISC CPU Simulation" frameborder="0"
              allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture"
              allowfullscreen>
            </iframe>
          </div>

          <h3>Achievements</h3>
          <ul>
            <li>Supported instructions: ADD, SUB, LW, SW, BEQ, JUMP</li>
            <li>Testbench successfully executed sample instructions</li>
            <li>ALU, registers, and memory operated correctly per cycle</li>
            <li>Clear simulation of control states</li>
          </ul>

          <h3>Source Code & Documentation</h3>
          <ul>
            <li><a href="https://github.com/yourusername/multicycle-risc-cpu">GitHub Source Code</a></li>
            <li><a href="https://verilogguide.com">Basic Verilog Guide</a></li>
          </ul>
        </div>
      </section>
    </div>

    <!-- Footer -->
    <footer id="footer">
      <div class="inner">
        <ul class="copyright">
          <li>&copy; Ngo Quoc An</li>
          <li>Theme: HTML5 UP â€“ Massively</li>
        </ul>
      </div>
    </footer>
  </div>

  <!-- Scripts -->
  <script src="assets/js/jquery.min.js"></script>

</body>
</html>
