<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7k160tfbg676-2" LaunchTime="1476320353">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="RDI-RDI" Name="simple_pci_top.vdi"/>
  <File Type="BG-DRC" Name="simple_pci_top.drc"/>
  <File Type="BG-BGN" Name="simple_pci_top.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="simple_pci_top.sysdef"/>
  <File Type="BITSTR-MMI" Name="simple_pci_top.mmi"/>
  <File Type="BITSTR-BMM" Name="simple_pci_top_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="simple_pci_top.nky"/>
  <File Type="BITSTR-RBT" Name="simple_pci_top.rbt"/>
  <File Type="BITSTR-MSK" Name="simple_pci_top.msk"/>
  <File Type="BG-BIN" Name="simple_pci_top.bin"/>
  <File Type="BG-BIT" Name="simple_pci_top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="simple_pci_top_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="simple_pci_top_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="simple_pci_top_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="simple_pci_top_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-CLK" Name="simple_pci_top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="simple_pci_top_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="simple_pci_top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="simple_pci_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="simple_pci_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="simple_pci_top_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="simple_pci_top_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="simple_pci_top_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="simple_pci_top_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="simple_pci_top_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="simple_pci_top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="simple_pci_top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="simple_pci_top_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="simple_pci_top_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="simple_pci_top_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="simple_pci_top_routed.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="simple_pci_top_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="simple_pci_top_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="simple_pci_top_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="simple_pci_top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="simple_pci_top_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="simple_pci_top_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="simple_pci_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="simple_pci_top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="simple_pci_top_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="simple_pci_top_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="simple_pci_top_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="simple_pci_top_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="simple_pci_top_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="simple_pci_top_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="simple_pci_top_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="simple_pci_top_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="simple_pci_top_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="simple_pci_top_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="simple_pci_top.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="simple_pci_top_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="simple_pci_top_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="simple_pci_top_opt.dcp"/>
  <File Type="INIT-TIMING" Name="simple_pci_top_timing_summary_init.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="simple_pci_top_postroute_physopt.dcp"/>
  <File Type="PA-TCL" Name="simple_pci_top.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_bram_7x.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_bram_7x.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_cpllpd_ovrd.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_cpllpd_ovrd.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_rxeq_scan.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_rxeq_scan.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_wrapper.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_drp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_drp.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_brams_7x.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_brams_7x.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtx_cpllpd_ovrd.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtx_cpllpd_ovrd.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_pipeline.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_pipeline.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_pipeline.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_pipeline.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_null_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_null_gen.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_user.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_user.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_sync.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_misc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_misc.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_lane.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_lane.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_bram_top_7x.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_bram_top_7x.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_wrapper.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_common.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_common.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_pipe_reset.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_pipe_reset.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_pipe_rate.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_pipe_rate.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_pipe_drp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_pipe_drp.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_wrapper.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_pipeline.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_pipeline.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_7x.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_7x.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_rx_valid_filter_7x.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_rx_valid_filter_7x.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_top.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_top.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_top.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/qpcie_s7_hip.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/qpcie_s7_hip.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/qpcie_xx_hip_pcie.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/qpcie_xx_hip_pcie.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v"/>
        <Attr Name="ImportTime" Val="1458227110"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/wrapper/k7/qpcie_ipcore_x4_gen2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/wrapper/k7/qpcie_ipcore_x4_gen2.v"/>
        <Attr Name="ImportTime" Val="1458227019"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/simple_pci_top.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4lite_dec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4lite_dec.v"/>
        <Attr Name="ImportTime" Val="1458226939"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_external_reg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_external_reg.v"/>
        <Attr Name="ImportTime" Val="1458226939"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4slv_ram.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4slv_ram.v"/>
        <Attr Name="ImportTime" Val="1458226939"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v"/>
        <Attr Name="ImportTime" Val="1458226939"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_ref_design.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_ref_design.v"/>
        <Attr Name="ImportTime" Val="1458226939"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/top/qpcie_xilinx_top_x4_gen2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/top/qpcie_xilinx_top_x4_gen2.v"/>
        <Attr Name="ImportTime" Val="1458227019"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie2_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie2_top.v"/>
        <Attr Name="ImportTime" Val="1458226968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="simple_pci_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/vlog/qpcie_ref_design.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/synthesis/xilinx/plda_xpressk7_xc7k160tfbg676-2/x4_gen2/vlog/qpcie_ref_design.xdc"/>
        <Attr Name="ImportTime" Val="1472663357"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="route_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream">
      <Option Id="BinFile">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ila_0"/>
</GenRun>
