// Seed: 1495119800
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6,
    output tri1 id_7
);
  wire id_9;
  wire id_10;
  assign id_1 = id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri0 id_6,
    input wand id_7,
    output uwire id_8,
    output tri1 id_9,
    input wire id_10,
    input tri id_11,
    output tri1 id_12,
    output tri id_13,
    input supply1 id_14,
    output tri id_15,
    output uwire id_16,
    output uwire id_17,
    output wand id_18,
    output tri0 id_19
);
  assign id_8 = (id_2 == id_14) == id_7;
  module_0(
      id_2, id_18, id_2, id_0, id_1, id_2, id_7, id_9
  );
endmodule
