Archive Project report for DE2_BaseProject
Tue Dec 03 13:16:38 2013
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Tue Dec 03 13:16:38 2013 ;
; Revision Name          ; DE2_BaseProject                       ;
; Top-level Entity Name  ; DE2_TOP                               ;
; Family                 ; Cyclone II                            ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/pwhite8/DE2PROJ.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'DE2_BaseProject.archive.rpt'
Info (23030): Evaluation of Tcl script c:/altera/13.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 342 megabytes
    Info: Processing ended: Tue Dec 03 13:16:38 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


+--------------------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+
; ../vhdl/DE2_TOP.vhd                                                                                                ;
; C:/Users/pwhite8/vlsi/fpga/stp6_auto_stripped.stp                                                                  ;
; C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd                                                                             ;
; comparator_hw.tcl                                                                                                  ;
; counter_hw.tcl                                                                                                     ;
; DE2_BaseProject.out.sdc                                                                                            ;
; DE2_BaseProject.qpf                                                                                                ;
; DE2_BaseProject.qsf                                                                                                ;
; DE2_BaseProject.sdc                                                                                                ;
; DE2_BaseProject_assignment_defaults.qdf                                                                            ;
; dma_engine_hw.tcl                                                                                                  ;
; final_fpga/software/FPGA/mem_init/final_fpga_onchip_mem.hex                                                        ;
; final_fpga/software/FPGA/mem_init/meminit.qip                                                                      ;
; final_fpga/synthesis/../final_fpga.cmp                                                                             ;
; final_fpga/synthesis/../final_fpga.qsys                                                                            ;
; final_fpga/synthesis/../final_fpga.sopcinfo                                                                        ;
; final_fpga/synthesis/final_fpga.qip                                                                                ;
; final_fpga/synthesis/final_fpga.vhd                                                                                ;
; final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd                                                     ;
; final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd                     ;
; final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd                                              ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd                                               ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd                ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd     ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd       ;
; final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd                                          ;
; final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd          ;
; final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd                                             ;
; final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd             ;
; final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd                                         ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd                                           ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd            ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd   ;
; final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd                                                       ;
; final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd                                      ;
; final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd                                                    ;
; final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd                                                 ;
; final_fpga/synthesis/final_fpga_width_adapter.vhd                                                                  ;
; final_fpga/synthesis/final_fpga_width_adapter_002.vhd                                                              ;
; final_fpga/synthesis/sdrampack.vhd                                                                                 ;
; final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v                                                            ;
; final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                   ;
; final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv                                                 ;
; final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv                                                        ;
; final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv                                                     ;
; final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                ;
; final_fpga/synthesis/submodules/altera_merlin_master_agent.sv                                                      ;
; final_fpga/synthesis/submodules/altera_merlin_master_translator.sv                                                 ;
; final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv                                                       ;
; final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv                                                  ;
; final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                   ;
; final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv                                                     ;
; final_fpga/synthesis/submodules/altera_reset_controller.sdc                                                        ;
; final_fpga/synthesis/submodules/altera_reset_controller.v                                                          ;
; final_fpga/synthesis/submodules/altera_reset_synchronizer.v                                                        ;
; final_fpga/synthesis/submodules/dma_engine.vhd                                                                     ;
; final_fpga/synthesis/submodules/final_fpga_addr_router.sv                                                          ;
; final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv                                                      ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv                                                       ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv                                                   ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv                                                   ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv                                                         ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv                                                     ;
; final_fpga/synthesis/submodules/final_fpga_cpu.ocp                                                                 ;
; final_fpga/synthesis/submodules/final_fpga_cpu.sdc                                                                 ;
; final_fpga/synthesis/submodules/final_fpga_cpu.v                                                                   ;
; final_fpga/synthesis/submodules/final_fpga_cpu_ic_tag_ram.mif                                                      ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v                                          ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v                                             ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v                                         ;
; final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v                                                         ;
; final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v                                                    ;
; final_fpga/synthesis/submodules/final_fpga_cpu_ociram_default_contents.mif                                         ;
; final_fpga/synthesis/submodules/final_fpga_cpu_rf_ram_a.mif                                                        ;
; final_fpga/synthesis/submodules/final_fpga_cpu_rf_ram_b.mif                                                        ;
; final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v                                                        ;
; final_fpga/synthesis/submodules/final_fpga_id_router.sv                                                            ;
; final_fpga/synthesis/submodules/final_fpga_id_router_005.sv                                                        ;
; final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv                                                           ;
; final_fpga/synthesis/submodules/final_fpga_jtag_uart.v                                                             ;
; final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v                                                ;
; final_fpga/synthesis/submodules/final_fpga_onchip_mem.hex                                                          ;
; final_fpga/synthesis/submodules/final_fpga_onchip_mem.v                                                            ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv                                                       ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv                                                   ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv                                                         ;
; final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v                                                         ;
; final_fpga/synthesis/submodules/final_fpga_sysid.v                                                                 ;
; final_fpga/synthesis/submodules/first_nios2_system_cpu.sdc                                                         ;
; final_fpga/synthesis/submodules/grab_addressing.vhd                                                                ;
; final_fpga/synthesis/submodules/grab_avdetect.vhd                                                                  ;
; final_fpga/synthesis/submodules/grab_buffer.vhd                                                                    ;
; final_fpga/synthesis/submodules/grab_if.vhd                                                                        ;
; final_fpga/synthesis/submodules/grab_rcontrol.vhd                                                                  ;
; final_fpga/synthesis/submodules/grab_wcontrol.vhd                                                                  ;
; final_fpga/synthesis/submodules/PLL.cmp                                                                            ;
; final_fpga/synthesis/submodules/PLL.ppf                                                                            ;
; final_fpga/synthesis/submodules/PLL.qip                                                                            ;
; final_fpga/synthesis/submodules/PLL.vhd                                                                            ;
; final_fpga/synthesis/submodules/regfile_final.vhd                                                                  ;
; final_fpga/synthesis/vga/linebuffer.vhd                                                                            ;
; final_fpga/synthesis/vga/vga.vhd                                                                                   ;
; grab_if_hw.tcl                                                                                                     ;
; incremental_db/compiled_partitions/DE2_BaseProject.db_info                                                         ;
; regfile_final_hw.tcl                                                                                               ;
; regfile_hw.tcl                                                                                                     ;
; stp6.stp                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+


