{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1516456688883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1516456688884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 21:58:07 2018 " "Processing started: Sat Jan 20 21:58:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1516456688884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1516456688884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1516456688885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1516456690511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_bin_to_bcd/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file m_bin_to_bcd/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "M_bin_to_bcd/SHIFT.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/SHIFT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_bin_to_bcd/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file m_bin_to_bcd/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP " "Found entity 1: CMP" {  } { { "M_bin_to_bcd/CMP.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/CMP.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_bin_to_bcd/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file m_bin_to_bcd/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIN_TO_BCD " "Found entity 1: BIN_TO_BCD" {  } { { "M_bin_to_bcd/BIN_TO_BCD.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/BIN_TO_BCD.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data ADS_IIC_SEG_VGA.v(26) " "Verilog HDL Declaration information at ADS_IIC_SEG_VGA.v(26): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1516456690647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_top/ads_iic_seg_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file m_top/ads_iic_seg_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADS_IIC_SEG_VGA " "Found entity 1: ADS_IIC_SEG_VGA" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_iic/iic.v 1 1 " "Found 1 design units, including 1 entities, in source file m_iic/iic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC " "Found entity 1: IIC" {  } { { "M_iic/IIC.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_iic/IIC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_seg7/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file m_seg7/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_seg7/fre_div.v 1 1 " "Found 1 design units, including 1 entities, in source file m_seg7/fre_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRE_DIV " "Found entity 1: FRE_DIV" {  } { { "M_seg7/FRE_DIV.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/FRE_DIV.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_seg7/seg7_top.v 1 1 " "Found 1 design units, including 1 entities, in source file m_seg7/seg7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_TOP " "Found entity 1: SEG7_TOP" {  } { { "M_seg7/SEG7_TOP.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7_TOP.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_vga/key.v 1 1 " "Found 1 design units, including 1 entities, in source file m_vga/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY " "Found entity 1: KEY" {  } { { "M_vga/KEY.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/KEY.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA VGA.v(16) " "Verilog HDL Declaration information at VGA.v(16): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "M_vga/VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1516456690699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_vga/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file m_vga/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "M_vga/VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_vga/data.v 1 1 " "Found 1 design units, including 1 entities, in source file m_vga/data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "M_vga/DATA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file m_ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "M_ip/pll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_ip/pll.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data VGA_TOP.v(21) " "Verilog HDL Declaration information at VGA_TOP.v(21): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "M_vga/VGA_TOP.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1516456690723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_vga/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file m_vga/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_TOP " "Found entity 1: VGA_TOP" {  } { { "M_vga/VGA_TOP.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456690725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456690725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADS_IIC_SEG_VGA " "Elaborating entity \"ADS_IIC_SEG_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1516456691321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U_pll " "Elaborating entity \"pll\" for hierarchy \"pll:U_pll\"" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "U_pll" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U_pll\|altpll:altpll_component\"" {  } { { "M_ip/pll.v" "altpll_component" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_ip/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U_pll\|altpll:altpll_component\"" {  } { { "M_ip/pll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_ip/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1516456691568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:U_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 11 " "Parameter \"clk1_divide_by\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 24 " "Parameter \"clk1_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456691571 ""}  } { { "M_ip/pll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_ip/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1516456691571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456691746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456691746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/0-software/0-quartus_ii_12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC IIC:U_IIC " "Elaborating entity \"IIC\" for hierarchy \"IIC:U_IIC\"" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "U_IIC" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_p IIC.v(117) " "Verilog HDL or VHDL warning at IIC.v(117): object \"scl_p\" assigned a value but never read" {  } { { "M_iic/IIC.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_iic/IIC.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1516456691759 "|ADS_IIC_SEG_VGA|IIC:U_IIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_TOP SEG7_TOP:U_SEG7_TOP " "Elaborating entity \"SEG7_TOP\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\"" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "U_SEG7_TOP" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY SEG7_TOP:U_SEG7_TOP\|KEY:U_KEY_2 " "Elaborating entity \"KEY\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|KEY:U_KEY_2\"" {  } { { "M_seg7/SEG7_TOP.v" "U_KEY_2" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7_TOP.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRE_DIV SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV " "Elaborating entity \"FRE_DIV\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\"" {  } { { "M_seg7/SEG7_TOP.v" "U_FRE_DIV" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7_TOP.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\"" {  } { { "M_seg7/SEG7_TOP.v" "U_SEG7" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7_TOP.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SEG7.v(33) " "Verilog HDL assignment warning at SEG7.v(33): truncated value with size 32 to match size of target (10)" {  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1516456691777 "|ADS_IIC_SEG_VGA|SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN_TO_BCD SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD " "Elaborating entity \"BIN_TO_BCD\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\"" {  } { { "M_seg7/SEG7.v" "U_BIN_TO_BCD" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\|SHIFT:U_SHIFT_1 " "Elaborating entity \"SHIFT\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\|SHIFT:U_SHIFT_1\"" {  } { { "M_bin_to_bcd/BIN_TO_BCD.v" "U_SHIFT_1" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/BIN_TO_BCD.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\|SHIFT:U_SHIFT_1\|CMP:U_CMP_1 " "Elaborating entity \"CMP\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\|SHIFT:U_SHIFT_1\|CMP:U_CMP_1\"" {  } { { "M_bin_to_bcd/SHIFT.v" "U_CMP_1" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/SHIFT.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_TOP VGA_TOP:U_VGA_TOP " "Elaborating entity \"VGA_TOP\" for hierarchy \"VGA_TOP:U_VGA_TOP\"" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "U_VGA_TOP" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY VGA_TOP:U_VGA_TOP\|KEY:U_KEY_1 " "Elaborating entity \"KEY\" for hierarchy \"VGA_TOP:U_VGA_TOP\|KEY:U_KEY_1\"" {  } { { "M_vga/VGA_TOP.v" "U_KEY_1" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA_TOP:U_VGA_TOP\|VGA:U_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA_TOP:U_VGA_TOP\|VGA:U_VGA\"" {  } { { "M_vga/VGA_TOP.v" "U_VGA" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA VGA_TOP:U_VGA_TOP\|DATA:U_DATA " "Elaborating entity \"DATA\" for hierarchy \"VGA_TOP:U_VGA_TOP\|DATA:U_DATA\"" {  } { { "M_vga/VGA_TOP.v" "U_DATA" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516456691909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DATA.v(81) " "Verilog HDL assignment warning at DATA.v(81): truncated value with size 32 to match size of target (24)" {  } { { "M_vga/DATA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1516456691915 "|ADS_IIC_SEG_VGA|VGA_TOP:U_VGA_TOP|DATA:U_DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DATA.v(84) " "Verilog HDL assignment warning at DATA.v(84): truncated value with size 32 to match size of target (24)" {  } { { "M_vga/DATA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1516456691922 "|ADS_IIC_SEG_VGA|VGA_TOP:U_VGA_TOP|DATA:U_DATA"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_TOP:U_VGA_TOP\|DATA:U_DATA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_TOP:U_VGA_TOP\|DATA:U_DATA\|Div0\"" {  } { { "M_vga/DATA.v" "Div0" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1516456695710 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|Mult1\"" {  } { { "M_seg7/SEG7.v" "Mult1" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1516456695710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|Div1\"" {  } { { "M_seg7/SEG7.v" "Div1" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1516456695710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|Div0\"" {  } { { "M_seg7/SEG7.v" "Div0" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1516456695710 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1516456695710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_TOP:U_VGA_TOP\|DATA:U_DATA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_TOP:U_VGA_TOP\|DATA:U_DATA\|lpm_divide:Div0\"" {  } { { "M_vga/DATA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1516456695849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_TOP:U_VGA_TOP\|DATA:U_DATA\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_TOP:U_VGA_TOP\|DATA:U_DATA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456695849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456695849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456695849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456695849 ""}  } { { "M_vga/DATA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1516456695849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456695960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456695960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456695996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456695996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456696041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456696041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456696158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456696158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456696272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456696272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\"" {  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1516456696389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1 " "Instantiated megafunction \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456696390 ""}  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1516456696390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/0-software/0-quartus_ii_12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1516456696520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/0-software/0-quartus_ii_12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1516456696583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/0-software/0-quartus_ii_12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1516456696694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456696835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456696835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/0-software/0-quartus_ii_12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1516456696863 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/0-software/0-quartus_ii_12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1516456696878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456697012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456697012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|altshift:external_latency_ffs SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/0-software/0-quartus_ii_12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1516456697064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_divide:Div1\"" {  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1516456697081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_divide:Div1 " "Instantiated megafunction \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456697081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456697081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456697081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456697081 ""}  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1516456697081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456697190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456697190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456697232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456697232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456697320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456697320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_divide:Div0\"" {  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1516456697361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_divide:Div0 " "Instantiated megafunction \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456697361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456697361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456697361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516456697361 ""}  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1516456697361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456697472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456697472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456697508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456697508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516456697618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516456697618 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 131 -1 0 } } { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 75 -1 0 } } { "M_seg7/FRE_DIV.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/FRE_DIV.v" 31 -1 0 } } { "M_iic/IIC.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_iic/IIC.v" 113 -1 0 } } { "M_iic/IIC.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_iic/IIC.v" 112 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1516456698907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1516456698908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1516456702511 "|ADS_IIC_SEG_VGA|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] VCC " "Pin \"sel\[4\]\" is stuck at VCC" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1516456702511 "|ADS_IIC_SEG_VGA|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] VCC " "Pin \"sel\[5\]\" is stuck at VCC" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1516456702511 "|ADS_IIC_SEG_VGA|sel[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1516456702511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1516456702813 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1516456704835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/output_files/ADS_IIC_SEG_VGA.map.smsg " "Generated suppressed messages file C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/output_files/ADS_IIC_SEG_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1516456705075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1516456705629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1516456705629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2353 " "Implemented 2353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1516456705999 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1516456705999 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1516456705999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2314 " "Implemented 2314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1516456705999 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1516456705999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1516456705999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1516456706067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 21:58:26 2018 " "Processing ended: Sat Jan 20 21:58:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1516456706067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1516456706067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1516456706067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1516456706067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1516456708304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1516456708305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 21:58:27 2018 " "Processing started: Sat Jan 20 21:58:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1516456708305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1516456708305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1516456708305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1516456709139 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADS_IIC_SEG_VGA EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"ADS_IIC_SEG_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1516456709237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1516456709316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1516456709316 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1516456709394 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 24 11 0 0 " "Implementing clock multiplication of 24, clock division of 11, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 625 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1516456709394 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 626 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1516456709394 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1516456709394 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1516456710115 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1516456710753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1516456710753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1516456710753 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1516456710753 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1516456710758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1516456710760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADS_IIC_SEG_VGA.sdc " "Synopsys Design Constraints File file not found: 'ADS_IIC_SEG_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1516456712813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1516456712814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1516456712828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1516456712851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1516456712853 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1516456712855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516456713108 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 92 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516456713108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516456713109 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 92 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516456713109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516456713109 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 92 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516456713109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "Automatically promoted node SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516456713110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r~0 " "Destination node SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r~0" {  } { { "M_seg7/FRE_DIV.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/FRE_DIV.v" 31 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 1888 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1516456713110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1516456713110 ""}  } { { "M_seg7/FRE_DIV.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/FRE_DIV.v" 31 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516456713110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|locked  " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516456713111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_TOP:U_VGA_TOP\|KEY:U_KEY_1\|key_scan~0 " "Destination node VGA_TOP:U_VGA_TOP\|KEY:U_KEY_1\|key_scan~0" {  } { { "M_vga/KEY.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/KEY.v" 23 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 3715 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1516456713111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1516456713111 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 39 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 630 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516456713111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1516456714005 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1516456714008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1516456714008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1516456714012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1516456714015 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1516456714018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1516456714018 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1516456714021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1516456715163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1516456715168 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1516456715168 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516456715312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1516456716847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516456718060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1516456718080 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1516456723867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516456723867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1516456724979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1516456728072 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1516456728072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516456731862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1516456731864 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1516456731864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1516456732018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1516456732631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1516456732752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1516456733729 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516456734602 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda 3.3-V LVTTL R13 " "Pin sda uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { sda } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 22 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516456735374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 15 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516456735374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 14 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516456735374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_in 3.3-V LVTTL M15 " "Pin key_in uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { key_in } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 16 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516456735374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_seg 3.3-V LVTTL M16 " "Pin key_seg uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { key_seg } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_seg" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 17 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_seg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516456735374 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1516456735374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/output_files/ADS_IIC_SEG_VGA.fit.smsg " "Generated suppressed messages file C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/output_files/ADS_IIC_SEG_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1516456735720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1516456737123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 21:58:57 2018 " "Processing ended: Sat Jan 20 21:58:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1516456737123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1516456737123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1516456737123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1516456737123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1516456739710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1516456739711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 21:58:58 2018 " "Processing started: Sat Jan 20 21:58:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1516456739711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1516456739711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1516456739711 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1516456741481 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1516456741514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1516456742149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 21:59:02 2018 " "Processing ended: Sat Jan 20 21:59:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1516456742149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1516456742149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1516456742149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1516456742149 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1516456743048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1516456745055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1516456745058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 21:59:03 2018 " "Processing started: Sat Jan 20 21:59:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1516456745058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1516456745058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA " "Command: quartus_sta ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1516456745058 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1516456745345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1516456746500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1516456746588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1516456746588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADS_IIC_SEG_VGA.sdc " "Synopsys Design Constraints File file not found: 'ADS_IIC_SEG_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1516456747147 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1516456747148 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1516456747162 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1516456747162 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 24 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 24 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1516456747162 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1516456747162 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1516456747162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1516456747163 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " "create_clock -period 1.000 -name SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1516456747165 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1516456747165 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1516456747312 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1516456747317 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1516456747321 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1516456747341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1516456747380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1516456747380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -77.388 " "Worst-case setup slack is -77.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -77.388     -1007.152 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "  -77.388     -1007.152 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.877      -139.486 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -14.877      -139.486 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209        -0.209 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.209        -0.209 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  192.830         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  192.830         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456747386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.133 " "Worst-case hold slack is -0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133        -0.133 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.133        -0.133 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122        -0.838 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "   -0.122        -0.838 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.452         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.452         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456747406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1516456747412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1516456747417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -69.889 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "   -1.487       -69.889 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.273         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.273         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.702         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.702         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858         0.000 clk  " "    9.858         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.717         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   99.717         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456747424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456747424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1516456749013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1516456749049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1516456750301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1516456750614 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1516456750652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1516456750652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -70.385 " "Worst-case setup slack is -70.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.385      -916.398 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "  -70.385      -916.398 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.676      -122.036 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -12.676      -122.036 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003        -0.003 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.003        -0.003 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  193.337         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  193.337         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456750662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.257 " "Worst-case hold slack is -0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257        -0.257 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.257        -0.257 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064         0.000 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "    0.064         0.000 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.400         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.401         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456750686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1516456750697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1516456750708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -69.889 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "   -1.487       -69.889 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.249         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.249         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.672         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.672         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855         0.000 clk  " "    9.855         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.717         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   99.717         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456750720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456750720 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1516456752241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1516456752642 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1516456752655 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1516456752655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.259 " "Worst-case setup slack is -33.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.259      -419.898 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "  -33.259      -419.898 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391       -25.175 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.391       -25.175 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064        -0.064 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.064        -0.064 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  196.640         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  196.640         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456752669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.104 " "Worst-case hold slack is -0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104        -1.250 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "   -0.104        -1.250 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.068         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.186         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456752696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1516456752713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1516456752728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -47.000 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "   -1.000       -47.000 SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.355         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.355         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423         0.000 clk  " "    9.423         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.775         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.775         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.796         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   99.796         0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1516456752742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1516456752742 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1516456754860 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1516456754860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1516456755124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 21:59:15 2018 " "Processing ended: Sat Jan 20 21:59:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1516456755124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1516456755124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1516456755124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1516456755124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1516456757674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1516456757675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 21:59:16 2018 " "Processing started: Sat Jan 20 21:59:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1516456757675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1516456757675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1516456757675 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1516456759714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADS_IIC_SEG_VGA_8_1200mv_85c_slow.vo C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/ simulation " "Generated file ADS_IIC_SEG_VGA_8_1200mv_85c_slow.vo in folder \"C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1516456760243 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1516456760420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADS_IIC_SEG_VGA_8_1200mv_0c_slow.vo C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/ simulation " "Generated file ADS_IIC_SEG_VGA_8_1200mv_0c_slow.vo in folder \"C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1516456760895 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1516456761075 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADS_IIC_SEG_VGA_min_1200mv_0c_fast.vo C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/ simulation " "Generated file ADS_IIC_SEG_VGA_min_1200mv_0c_fast.vo in folder \"C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1516456761546 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1516456761722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADS_IIC_SEG_VGA.vo C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/ simulation " "Generated file ADS_IIC_SEG_VGA.vo in folder \"C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1516456762185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADS_IIC_SEG_VGA_8_1200mv_85c_v_slow.sdo C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/ simulation " "Generated file ADS_IIC_SEG_VGA_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1516456762581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADS_IIC_SEG_VGA_8_1200mv_0c_v_slow.sdo C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/ simulation " "Generated file ADS_IIC_SEG_VGA_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1516456762998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADS_IIC_SEG_VGA_min_1200mv_0c_v_fast.sdo C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/ simulation " "Generated file ADS_IIC_SEG_VGA_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1516456763398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADS_IIC_SEG_VGA_v.sdo C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/ simulation " "Generated file ADS_IIC_SEG_VGA_v.sdo in folder \"C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1516456763797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1516456763936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 21:59:23 2018 " "Processing ended: Sat Jan 20 21:59:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1516456763936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1516456763936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1516456763936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1516456763936 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1516456764624 ""}
