<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>FCMPE -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">FCMPE</h2><p id="desc">
      <p class="aml">Floating-point signaling Compare (scalar). This instruction compares the two SIMD&amp;FP source register values, or the first SIMD&amp;FP source register value and zero. It writes the result to the <a class="armarm-xref" title="Reference to ARM ARM section">PSTATE</a>.{N, Z, C, V} flags.</p>
      <p class="aml">If either operand is any type of NaN, or if either operand is a signaling NaN, the instruction raises an Invalid Operation exception.</p>
      <p class="aml">A floating-point exception can be generated by this instruction. Depending on the settings in <a class="armarm-xref" title="Reference to ARM ARM section">FPCR</a>, the exception results in either a flag being set in <a class="armarm-xref" title="Reference to ARM ARM section">FPSR</a>, or a synchronous exception being generated. For more information, see <a class="armarm-xref" title="Reference to ARM ARM section">Floating-point exception traps</a>.</p>
      <p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p>
    </p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td colspan="2" class="lr">type</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td class="l">1</td><td class="r">x</td><td class="l">0</td><td>0</td><td class="r">0</td></tr><tr class="secondrow"><td></td><td></td><td></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="5"></td><td colspan="2"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2" class="droppedname">opc</td><td colspan="3"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision<span class="bitdiff"> (type == 11 &amp;&amp; opc == 10)</span><font style="font-size:smaller;"><br />(ARMv8.2)
            </font></h4><p class="asm-code"><a name="FCMPE_H_floatcmp" id="FCMPE_H_floatcmp">FCMPE  <a href="#hn_1" title="First 16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn&gt;</a>, <a href="#hm" title="Second 16-bit SIMD&amp;FP source register (field &quot;Rm&quot;)">&lt;Hm&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">Half-precision, zero<span class="bitdiff"> (type == 11 &amp;&amp; Rm == (00000) &amp;&amp; opc == 11)</span><font style="font-size:smaller;"><br />(ARMv8.2)
            </font></h4><p class="asm-code"><a name="FCMPE_HZ_floatcmp" id="FCMPE_HZ_floatcmp">FCMPE  <a href="#hn" title="16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn&gt;</a>, #0.0</a></p></div><div class="encoding"><h4 class="encoding">Single-precision<span class="bitdiff"> (type == 00 &amp;&amp; opc == 10)</span></h4><p class="asm-code"><a name="FCMPE_S_floatcmp" id="FCMPE_S_floatcmp">FCMPE  <a href="#sn_1" title="First 32-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Sn&gt;</a>, <a href="#sm" title="Second 32-bit SIMD&amp;FP source register (field &quot;Rm&quot;)">&lt;Sm&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">Single-precision, zero<span class="bitdiff"> (type == 00 &amp;&amp; Rm == (00000) &amp;&amp; opc == 11)</span></h4><p class="asm-code"><a name="FCMPE_SZ_floatcmp" id="FCMPE_SZ_floatcmp">FCMPE  <a href="#sn" title="32-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Sn&gt;</a>, #0.0</a></p></div><div class="encoding"><h4 class="encoding">Double-precision<span class="bitdiff"> (type == 01 &amp;&amp; opc == 10)</span></h4><p class="asm-code"><a name="FCMPE_D_floatcmp" id="FCMPE_D_floatcmp">FCMPE  <a href="#dn_1" title="First 64-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Dn&gt;</a>, <a href="#dm" title="Second 64-bit SIMD&amp;FP source register (field &quot;Rm&quot;)">&lt;Dm&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">Double-precision, zero<span class="bitdiff"> (type == 01 &amp;&amp; Rm == (00000) &amp;&amp; opc == 11)</span></h4><p class="asm-code"><a name="FCMPE_DZ_floatcmp" id="FCMPE_DZ_floatcmp">FCMPE  <a href="#dn" title="64-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Dn&gt;</a>, #0.0</a></p></div><p class="pseudocode">integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);    // ignored when opc&lt;0&gt; == '1'

integer datasize;
case type of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when '10' <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
    when '11'
        if HaveFP16Ext() then
            datasize = 16;
        else
            <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();

boolean signal_all_nans = (opc&lt;1&gt; == '1');
boolean cmp_with_zero = (opc&lt;0&gt; == '1');</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Dn&gt;</td><td><a name="dn_1" id="dn_1">
        
          
        
        
          <p class="aml">For the double-precision variant: is the 64-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr><tr><td></td><td><a name="dn" id="dn">
        
          
        
        
          <p class="aml">For the double-precision, zero variant: is the 64-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Dm&gt;</td><td><a name="dm" id="dm">
        
          <p class="aml">Is the 64-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Hn&gt;</td><td><a name="hn_1" id="hn_1">
        
          
        
        
          <p class="aml">For the half-precision variant: is the 16-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr><tr><td></td><td><a name="hn" id="hn">
        
          
        
        
          <p class="aml">For the half-precision, zero variant: is the 16-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Hm&gt;</td><td><a name="hm" id="hm">
        
          <p class="aml">Is the 16-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Sn&gt;</td><td><a name="sn_1" id="sn_1">
        
          
        
        
          <p class="aml">For the single-precision variant: is the 32-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr><tr><td></td><td><a name="sn" id="sn">
        
          
        
        
          <p class="aml">For the single-precision, zero variant: is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Sm&gt;</td><td><a name="sm" id="sm">
        
          <p class="aml">Is the 32-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </a></td></tr></table></div><p class="syntax-notes">
      <p class="aml">NaNs</p>
      <p class="aml">The IEEE 754 standard specifies that the result of a comparison is precisely one of &lt;, ==, &gt; or unordered.  If either or both of the operands are NaNs, they are unordered, and all three of (Operand1 &lt; Operand2), (Operand1 == Operand2) and (Operand1 &gt; Operand2) are false. This case results in the <a class="armarm-xref" title="Reference to ARM ARM section">FPSCR</a> flags being set to N=0, Z=0, C=1, and V=1.</p>
      <p class="aml"><span class="asm-code">FCMPE</span> raises an Invalid Operation exception if either operand is any type of NaN, and is suitable for testing for &lt;, &lt;=, &gt;, &gt;=, and other predicates that raise an exception when the operands are unordered.</p>
    </p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(datasize) operand1 = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[n];
bits(datasize) operand2;

operand2 = if cmp_with_zero then <a href="shared_pseudocode.html#impl-shared.FPZero.1" title="function: bits(N) FPZero(bit sign)">FPZero</a>('0') else <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[m];

PSTATE.&lt;N,Z,C,V&gt; = <a href="shared_pseudocode.html#impl-shared.FPCompare.4" title="function: bits(4) FPCompare(bits(N) op1, bits(N) op2, boolean signal_nans, FPCRType fpcr)">FPCompare</a>(operand1, operand2, signal_all_nans, FPCR);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
