<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Aug 11 17:03:18 2016" VIVADOVERSION="2015.4">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx690t" NAME="bd_0" PACKAGE="ffg1761" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="63" NAME="s_axis_tx_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="s_axis_tx_tkeep" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_tx_tlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axis_tx_tready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tx_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_tx_tvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="63" NAME="m_axis_rx_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="7" NAME="m_axis_rx_tkeep" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_rx_tlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_rx_tuser" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_rx_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="15" NAME="s_axis_pause_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_pause_tvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="tx_statistics_valid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="25" NAME="tx_statistics_vector" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="rx_statistics_valid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="29" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="79" NAME="mac_tx_configuration_vector" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_mac_tx_configuration_vector">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="tx_configuration_vector"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="79" NAME="mac_rx_configuration_vector" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_mac_rx_configuration_vector">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="rx_configuration_vector"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="mac_status_vector" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_status_vector">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="status_vector"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="535" NAME="pcs_pma_configuration_vector" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcs_pma_configuration_vector">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="configuration_vector"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="447" NAME="pcs_pma_status_vector" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_status_vector">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="status_vector"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_tx_axis_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="tx_axis_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="tx_ifg_delay" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_ifg_delay">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="tx_ifg_delay"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_rx_axis_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="rx_axis_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sim_speedup_control" SIGIS="undef" SIGNAME="External_Ports_sim_speedup_control">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="sim_speedup_control"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rxp" SIGIS="undef" SIGNAME="External_Ports_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rxn" SIGIS="undef" SIGNAME="External_Ports_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="txp" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="txn" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_disable" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_tx_disable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="tx_disable"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="322265625" DIR="O" NAME="rxrecclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_rxrecclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="rxrecclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="areset_datapathclk_out" SIGIS="rst" SIGNAME="ten_gig_eth_pcs_pma_areset_datapathclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="areset_datapathclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="O" NAME="coreclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_coreclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="coreclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="reset"/>
        <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="refclk_p" SIGIS="undef" SIGNAME="External_Ports_refclk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="refclk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="refclk_n" SIGIS="undef" SIGNAME="External_Ports_refclk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="refclk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="resetdone_out" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_resetdone_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="resetdone_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="signal_detect" SIGIS="undef" SIGNAME="External_Ports_signal_detect">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="signal_detect"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_fault" SIGIS="undef" SIGNAME="External_Ports_tx_fault">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="tx_fault"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="qplllock_out" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_qplllock_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="qplllock_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="qplloutclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_qplloutclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="qplloutclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="O" NAME="qplloutrefclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_qplloutrefclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="qplloutrefclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="pcspma_status" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_core_status">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="core_status"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="reset_counter_done_out" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_reset_counter_done_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="reset_counter_done_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="322265625" DIR="O" NAME="txusrclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_txusrclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="txusrclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="322265625" DIR="O" NAME="txusrclk2_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_txusrclk2_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="txusrclk2_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gttxreset_out" SIGIS="rst" SIGNAME="ten_gig_eth_pcs_pma_gttxreset_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="gttxreset_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gtrxreset_out" SIGIS="rst" SIGNAME="ten_gig_eth_pcs_pma_gtrxreset_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="gtrxreset_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="txuserrdy_out" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_txuserrdy_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="txuserrdy_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dclk" SIGIS="clk" SIGNAME="External_Ports_dclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="dclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_tx" NAME="s_axis_tx" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ten_gig_eth_pcs_pma_0_coreclk_out"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP PHYSICAL="s_axis_tx_tdata"/>
        <PORTMAP PHYSICAL="s_axis_tx_tkeep"/>
        <PORTMAP PHYSICAL="s_axis_tx_tlast"/>
        <PORTMAP PHYSICAL="s_axis_tx_tready"/>
        <PORTMAP PHYSICAL="s_axis_tx_tuser"/>
        <PORTMAP PHYSICAL="s_axis_tx_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ten_gig_eth_mac_m_axis_rx" NAME="m_axis_rx" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ten_gig_eth_pcs_pma_0_coreclk_out"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP PHYSICAL="m_axis_rx_tdata"/>
        <PORTMAP PHYSICAL="m_axis_rx_tkeep"/>
        <PORTMAP PHYSICAL="m_axis_rx_tlast"/>
        <PORTMAP PHYSICAL="m_axis_rx_tuser"/>
        <PORTMAP PHYSICAL="m_axis_rx_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_pause" NAME="s_axis_pause" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ten_gig_eth_pcs_pma_0_coreclk_out"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP PHYSICAL="s_axis_pause_tdata"/>
        <PORTMAP PHYSICAL="s_axis_pause_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ten_gig_eth_mac_tx_statistics" NAME="tx_statistics" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP PHYSICAL="tx_statistics_valid"/>
        <PORTMAP PHYSICAL="tx_statistics_vector"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ten_gig_eth_mac_rx_statistics" NAME="rx_statistics" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP PHYSICAL="rx_statistics_valid"/>
        <PORTMAP PHYSICAL="rx_statistics_vector"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/dcm_locked_driver" HWVERSION="1.1" INSTANCE="dcm_locked_driver" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_dcm_locked_driver_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="dcm_locked_driver_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="tx_dcm_locked"/>
            <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="rx_dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/pma_pmd_type_driver" HWVERSION="1.1" INSTANCE="pma_pmd_type_driver" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="101"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_pma_pmd_type_driver_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="pma_pmd_type_driver_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="pma_pmd_type"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ten_gig_eth_mac" HWVERSION="15.0" INSTANCE="ten_gig_eth_mac" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ten_gig_eth_mac" VLNV="xilinx.com:ip:ten_gig_eth_mac:15.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ten_gig_eth_mac;v=v15_0;d=pg072-ten-gig-eth-mac.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_family" VALUE="virtex7"/>
        <PARAMETER NAME="c_component_name" VALUE="bd_0_ten_gig_eth_mac_0"/>
        <PARAMETER NAME="c_has_stats" VALUE="false"/>
        <PARAMETER NAME="c_has_xgmii" VALUE="false"/>
        <PARAMETER NAME="c_has_management" VALUE="false"/>
        <PARAMETER NAME="c_has_wan_support" VALUE="false"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_pfc" VALUE="false"/>
        <PARAMETER NAME="c_tx_tuser_width" VALUE="1"/>
        <PARAMETER NAME="c_tx_stats_width" VALUE="25"/>
        <PARAMETER NAME="c_rx_stats_width" VALUE="29"/>
        <PARAMETER NAME="c_rx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_tx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_xgmii_data_width" VALUE="63"/>
        <PARAMETER NAME="c_xgmii_cntl_width" VALUE="7"/>
        <PARAMETER NAME="c_32bit" VALUE="false"/>
        <PARAMETER NAME="c_user_data_width" VALUE="63"/>
        <PARAMETER NAME="c_user_cntl_width" VALUE="7"/>
        <PARAMETER NAME="c_core_speed" VALUE="10"/>
        <PARAMETER NAME="c_axilite_freq" VALUE="200.00"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_ten_gig_eth_mac_0"/>
        <PARAMETER NAME="Management_Interface" VALUE="false"/>
        <PARAMETER NAME="Management_Frequency" VALUE="200.00"/>
        <PARAMETER NAME="Statistics_Gathering" VALUE="false"/>
        <PARAMETER NAME="Physical_Interface" VALUE="Internal"/>
        <PARAMETER NAME="WAN_Support" VALUE="false"/>
        <PARAMETER NAME="Data_Rate" VALUE="10Gbps"/>
        <PARAMETER NAME="gt_type" VALUE="GTHE3"/>
        <PARAMETER NAME="IEEE_1588" VALUE="None"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="SupportLevel" VALUE="0"/>
        <PARAMETER NAME="Enable_Priority_Flow_Control" VALUE="false"/>
        <PARAMETER NAME="Low_Latency_32_bit_MAC" VALUE="64bit"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="tx_clk0" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_coreclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="coreclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_tx_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="tx_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="tx_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="tx_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="tx_axis_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="tx_ifg_delay" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="25" NAME="tx_statistics_vector" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_statistics_valid" SIGIS="undef"/>
        <PORT DIR="I" NAME="rx_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_rx_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_axis_tuser" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rx_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="29" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_statistics_valid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="pause_val" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pause_req" SIGIS="undef"/>
        <PORT DIR="I" LEFT="79" NAME="tx_configuration_vector" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_mac_tx_configuration_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mac_tx_configuration_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="79" NAME="rx_configuration_vector" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_mac_rx_configuration_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mac_rx_configuration_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_vector" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_status_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mac_status_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_dcm_locked" SIGIS="undef" SIGNAME="dcm_locked_driver_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dcm_locked_driver" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="xgmii_txd" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_xgmii_txd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="xgmii_txd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="xgmii_txc" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_xgmii_txc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="xgmii_txc"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="rx_clk0" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_coreclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="coreclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_dcm_locked" SIGIS="undef" SIGNAME="dcm_locked_driver_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dcm_locked_driver" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="xgmii_rxd" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_xgmii_rxd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="xgmii_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="xgmii_rxc" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_xgmii_rxc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="xgmii_rxc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ten_gig_eth_mac_m_axis_rx" NAME="m_axis_rx" TYPE="INITIATOR">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ten_gig_eth_pcs_pma_0_coreclk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_axis_tdata"/>
            <PORTMAP PHYSICAL="rx_axis_tkeep"/>
            <PORTMAP PHYSICAL="rx_axis_tlast"/>
            <PORTMAP PHYSICAL="rx_axis_tuser"/>
            <PORTMAP PHYSICAL="rx_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_tx" NAME="s_axis_tx" TYPE="TARGET">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ten_gig_eth_pcs_pma_0_coreclk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_axis_tdata"/>
            <PORTMAP PHYSICAL="tx_axis_tkeep"/>
            <PORTMAP PHYSICAL="tx_axis_tlast"/>
            <PORTMAP PHYSICAL="tx_axis_tready"/>
            <PORTMAP PHYSICAL="tx_axis_tuser"/>
            <PORTMAP PHYSICAL="tx_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ten_gig_eth_mac_xgmii_xgmac" NAME="xgmii_xgmac" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="xgmii_rxc"/>
            <PORTMAP PHYSICAL="xgmii_rxd"/>
            <PORTMAP PHYSICAL="xgmii_txc"/>
            <PORTMAP PHYSICAL="xgmii_txd"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_pause" NAME="s_axis_pause" TYPE="TARGET">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ten_gig_eth_pcs_pma_0_coreclk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="pause_val"/>
            <PORTMAP PHYSICAL="pause_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ten_gig_eth_mac_tx_statistics" NAME="tx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="tx_statistics_valid"/>
            <PORTMAP PHYSICAL="tx_statistics_vector"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ten_gig_eth_mac_rx_statistics" NAME="rx_statistics" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx_statistics_valid"/>
            <PORTMAP PHYSICAL="rx_statistics_vector"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/ten_gig_eth_pcs_pma" HWVERSION="6.0" INSTANCE="ten_gig_eth_pcs_pma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ten_gig_eth_pcs_pma" VLNV="xilinx.com:ip:ten_gig_eth_pcs_pma:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ten_gig_eth_pcs_pma;v=v6_0;d=pg068-ten-gig-eth-pcs-pma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_family" VALUE="virtex7"/>
        <PARAMETER NAME="c_component_name" VALUE="bd_0_ten_gig_eth_pcs_pma_0"/>
        <PARAMETER NAME="c_has_mdio" VALUE="false"/>
        <PARAMETER NAME="c_has_fec" VALUE="false"/>
        <PARAMETER NAME="c_has_an" VALUE="false"/>
        <PARAMETER NAME="c_is_kr" VALUE="false"/>
        <PARAMETER NAME="c_is_32bit" VALUE="false"/>
        <PARAMETER NAME="c_no_ebuff" VALUE="false"/>
        <PARAMETER NAME="c_gttype" VALUE="1"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_gtif_width" VALUE="32"/>
        <PARAMETER NAME="c_speed10_25" VALUE="10"/>
        <PARAMETER NAME="c_sub_core_name" VALUE="bd_0_ten_gig_eth_pcs_pma_0_gt"/>
        <PARAMETER NAME="c_gt_loc" VALUE="X0Y0"/>
        <PARAMETER NAME="c_refclk" VALUE="clk0"/>
        <PARAMETER NAME="c_refclkrate" VALUE="156"/>
        <PARAMETER NAME="c_dclkrate" VALUE="100.00"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_ten_gig_eth_pcs_pma_0"/>
        <PARAMETER NAME="MDIO_Management" VALUE="false"/>
        <PARAMETER NAME="base_kr" VALUE="BASE-R"/>
        <PARAMETER NAME="baser32" VALUE="64bit"/>
        <PARAMETER NAME="vu_gt_type" VALUE="GTH"/>
        <PARAMETER NAME="speed10_25" VALUE="10Gig"/>
        <PARAMETER NAME="autonegotiation" VALUE="false"/>
        <PARAMETER NAME="fec" VALUE="false"/>
        <PARAMETER NAME="no_ebuff" VALUE="false"/>
        <PARAMETER NAME="IEEE_1588" VALUE="None"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="TransceiverInExample" VALUE="false"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="Locations" VALUE="X0Y0"/>
        <PARAMETER NAME="RefClkRate" VALUE="156.25"/>
        <PARAMETER NAME="RefClk" VALUE="clk0"/>
        <PARAMETER NAME="DClkRate" VALUE="100.00"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="refclk_p" SIGIS="undef" SIGNAME="External_Ports_refclk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="refclk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="refclk_n" SIGIS="undef" SIGNAME="External_Ports_refclk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="refclk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="resetdone_out" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_resetdone_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetdone_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="coreclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_coreclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="coreclk_out"/>
            <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="tx_clk0"/>
            <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="rx_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="322265625" DIR="O" NAME="rxrecclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_rxrecclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rxrecclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dclk" SIGIS="clk" SIGNAME="External_Ports_dclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txp" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="txp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txn" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rxp" SIGIS="undef" SIGNAME="External_Ports_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rxp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rxn" SIGIS="undef" SIGNAME="External_Ports_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rxn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sim_speedup_control" SIGIS="undef" SIGNAME="External_Ports_sim_speedup_control">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sim_speedup_control"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="322265625" DIR="O" NAME="txusrclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_txusrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="txusrclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="322265625" DIR="O" NAME="txusrclk2_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_txusrclk2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="txusrclk2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="areset_datapathclk_out" SIGIS="rst" SIGNAME="ten_gig_eth_pcs_pma_areset_datapathclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="areset_datapathclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gttxreset_out" SIGIS="rst" SIGNAME="ten_gig_eth_pcs_pma_gttxreset_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gttxreset_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gtrxreset_out" SIGIS="rst" SIGNAME="ten_gig_eth_pcs_pma_gtrxreset_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gtrxreset_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txuserrdy_out" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_txuserrdy_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="txuserrdy_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reset_counter_done_out" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_reset_counter_done_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_counter_done_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="qplllock_out" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_qplllock_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="qplllock_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="qplloutclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_qplloutclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="qplloutclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="qplloutrefclk_out" SIGIS="clk" SIGNAME="ten_gig_eth_pcs_pma_qplloutrefclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="qplloutrefclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="xgmii_txd" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_xgmii_txd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="xgmii_txd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="xgmii_txc" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_xgmii_txc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="xgmii_txc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="xgmii_rxd" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_xgmii_rxd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="xgmii_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="xgmii_rxc" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_mac_xgmii_rxc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_mac" PORT="xgmii_rxc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="535" NAME="configuration_vector" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcs_pma_configuration_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcs_pma_configuration_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="447" NAME="status_vector" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_status_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcs_pma_status_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_status" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_core_status">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcspma_status"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="signal_detect" SIGIS="undef" SIGNAME="External_Ports_signal_detect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="signal_detect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_fault" SIGIS="undef" SIGNAME="External_Ports_tx_fault">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_fault"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="drp_req" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_gnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="drp_gnt" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="drp_den_o" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_den_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_den_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="drp_dwe_o" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_dwe_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_dwe_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="drp_daddr_o" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_daddr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_daddr_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="drp_di_o" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_di_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_di_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="drp_drdy_o" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_drdy_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_drdy_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="drp_drpdo_o" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_drpdo_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_drpdo_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="drp_den_i" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_den_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_den_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="drp_dwe_i" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_dwe_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_dwe_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="drp_daddr_i" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_daddr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_daddr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="drp_di_i" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_di_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_di_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="drp_drdy_i" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_drdy_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_drdy_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="drp_drpdo_i" RIGHT="0" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_drp_drpdo_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ten_gig_eth_pcs_pma" PORT="drp_drpdo_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_disable" SIGIS="undef" SIGNAME="ten_gig_eth_pcs_pma_tx_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="pma_pmd_type" RIGHT="0" SIGIS="undef" SIGNAME="pma_pmd_type_driver_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pma_pmd_type_driver" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ten_gig_eth_mac_xgmii_xgmac" NAME="xgmii_interface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="xgmii_rxc"/>
            <PORTMAP PHYSICAL="xgmii_rxd"/>
            <PORTMAP PHYSICAL="xgmii_txc"/>
            <PORTMAP PHYSICAL="xgmii_txd"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="refclk_diff_port" TYPE="TARGET">
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="refclk_n"/>
            <PORTMAP PHYSICAL="refclk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ten_gig_eth_pcs_pma_core_gt_drp_interface" NAME="core_gt_drp_interface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="drp_daddr_o"/>
            <PORTMAP PHYSICAL="drp_den_o"/>
            <PORTMAP PHYSICAL="drp_di_o"/>
            <PORTMAP PHYSICAL="drp_drpdo_i"/>
            <PORTMAP PHYSICAL="drp_drdy_i"/>
            <PORTMAP PHYSICAL="drp_dwe_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ten_gig_eth_pcs_pma_core_gt_drp_interface" NAME="user_gt_drp_interface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="drp_daddr_i"/>
            <PORTMAP PHYSICAL="drp_den_i"/>
            <PORTMAP PHYSICAL="drp_di_i"/>
            <PORTMAP PHYSICAL="drp_drpdo_o"/>
            <PORTMAP PHYSICAL="drp_drdy_o"/>
            <PORTMAP PHYSICAL="drp_dwe_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
