
mega32m1_bemf_bldc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000026  00800100  000014c0  00001554  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000dd  00800126  00800126  0000157a  2**0
                  ALLOC
  3 .debug_aranges 00000270  00000000  00000000  0000157a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000051d  00000000  00000000  000017ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000013f4  00000000  00000000  00001d07  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000077e  00000000  00000000  000030fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000014a2  00000000  00000000  00003879  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000400  00000000  00000000  00004d1c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000060f  00000000  00000000  0000511c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000071e  00000000  00000000  0000572b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000250  00000000  00000000  00005e49  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
        str++;
    }
}
#endif // __GNUC__

void uart_putx(unsigned char c) {
       0:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__ctors_end>
       4:	0c 94 ec 07 	jmp	0xfd8	; 0xfd8 <__vector_1>
       8:	0c 94 c8 07 	jmp	0xf90	; 0xf90 <__vector_2>
       c:	0c 94 a4 07 	jmp	0xf48	; 0xf48 <__vector_3>
      10:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      14:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      18:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      1c:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      20:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      24:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      28:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      2c:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      30:	0c 94 51 08 	jmp	0x10a2	; 0x10a2 <__vector_12>
      34:	0c 94 10 08 	jmp	0x1020	; 0x1020 <__vector_13>
      38:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      3c:	0c 94 1e 0a 	jmp	0x143c	; 0x143c <__vector_15>
      40:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      44:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      48:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      4c:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      50:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      54:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      58:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      5c:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      60:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      64:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      68:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      6c:	0c 94 bf 02 	jmp	0x57e	; 0x57e <__vector_27>
      70:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      74:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      78:	0c 94 92 01 	jmp	0x324	; 0x324 <__bad_interrupt>
      7c:	4b 05       	cpc	r20, r11
      7e:	dc 03       	fmulsu	r21, r20
      80:	dc 03       	fmulsu	r21, r20
      82:	dc 03       	fmulsu	r21, r20
      84:	dc 03       	fmulsu	r21, r20
      86:	dc 03       	fmulsu	r21, r20
      88:	dc 03       	fmulsu	r21, r20
      8a:	dc 03       	fmulsu	r21, r20
      8c:	dc 03       	fmulsu	r21, r20
      8e:	dc 03       	fmulsu	r21, r20
      90:	27 05       	cpc	r18, r7
      92:	03 05       	cpc	r16, r3
      94:	dc 03       	fmulsu	r21, r20
      96:	15 05       	cpc	r17, r5
      98:	dc 03       	fmulsu	r21, r20
      9a:	dc 03       	fmulsu	r21, r20
      9c:	dc 03       	fmulsu	r21, r20
      9e:	dc 03       	fmulsu	r21, r20
      a0:	dc 03       	fmulsu	r21, r20
      a2:	dc 03       	fmulsu	r21, r20
      a4:	dc 03       	fmulsu	r21, r20
      a6:	dc 03       	fmulsu	r21, r20
      a8:	dc 03       	fmulsu	r21, r20
      aa:	dc 03       	fmulsu	r21, r20
      ac:	dc 03       	fmulsu	r21, r20
      ae:	dc 03       	fmulsu	r21, r20
      b0:	dc 03       	fmulsu	r21, r20
      b2:	dc 03       	fmulsu	r21, r20
      b4:	dc 03       	fmulsu	r21, r20
      b6:	dc 03       	fmulsu	r21, r20
      b8:	dc 03       	fmulsu	r21, r20
      ba:	98 04       	cpc	r9, r8
      bc:	dc 03       	fmulsu	r21, r20
      be:	dc 03       	fmulsu	r21, r20
      c0:	dc 03       	fmulsu	r21, r20
      c2:	77 05       	cpc	r23, r7
      c4:	90 04       	cpc	r9, r0
      c6:	dc 03       	fmulsu	r21, r20
      c8:	dc 03       	fmulsu	r21, r20
      ca:	dc 03       	fmulsu	r21, r20
      cc:	dc 03       	fmulsu	r21, r20
      ce:	ef 04       	cpc	r14, r15
      d0:	dc 03       	fmulsu	r21, r20
      d2:	dc 03       	fmulsu	r21, r20
      d4:	dc 03       	fmulsu	r21, r20
      d6:	dc 03       	fmulsu	r21, r20
      d8:	dc 03       	fmulsu	r21, r20
      da:	dc 03       	fmulsu	r21, r20
      dc:	dc 03       	fmulsu	r21, r20
      de:	dc 03       	fmulsu	r21, r20
      e0:	6e 04       	cpc	r6, r14
      e2:	5e 05       	cpc	r21, r14
      e4:	dc 03       	fmulsu	r21, r20
      e6:	dc 03       	fmulsu	r21, r20
      e8:	dc 03       	fmulsu	r21, r20
      ea:	dc 03       	fmulsu	r21, r20
      ec:	dc 03       	fmulsu	r21, r20
      ee:	dc 03       	fmulsu	r21, r20
      f0:	dc 03       	fmulsu	r21, r20
      f2:	dc 03       	fmulsu	r21, r20
      f4:	dc 03       	fmulsu	r21, r20
      f6:	dc 03       	fmulsu	r21, r20
      f8:	dc 03       	fmulsu	r21, r20
      fa:	39 05       	cpc	r19, r9
      fc:	dc 03       	fmulsu	r21, r20
      fe:	dc 03       	fmulsu	r21, r20
     100:	dc 03       	fmulsu	r21, r20
     102:	6c 05       	cpc	r22, r12
     104:	88 04       	cpc	r8, r8
     106:	dc 03       	fmulsu	r21, r20
     108:	dc 03       	fmulsu	r21, r20
     10a:	dc 03       	fmulsu	r21, r20
     10c:	dc 03       	fmulsu	r21, r20
     10e:	d6 04       	cpc	r13, r6
     110:	dc 03       	fmulsu	r21, r20
     112:	dc 03       	fmulsu	r21, r20
     114:	c6 04       	cpc	r12, r6
     116:	dc 03       	fmulsu	r21, r20
     118:	dc 03       	fmulsu	r21, r20
     11a:	dc 03       	fmulsu	r21, r20
     11c:	ce 04       	cpc	r12, r14
     11e:	dc 03       	fmulsu	r21, r20
     120:	5b 04       	cpc	r5, r11
     122:	81 04       	cpc	r8, r1
     124:	dc 03       	fmulsu	r21, r20
     126:	dc 03       	fmulsu	r21, r20
     128:	65 05       	cpc	r22, r5

0000012a <__c.1537>:
     12a:	43 4f 41 53 54 20 72 65 6c 65 61 73 65 64 2e 0d     COAST released..
     13a:	0a 00                                               ..

0000013c <__c.1534>:
     13c:	43 4f 41 53 54 20 61 63 74 69 76 61 74 65 64 2e     COAST activated.
     14c:	0d 0a 00                                            ...

0000014f <__c.1531>:
     14f:	53 43 52 45 46 20 28 29 3a 00                       SCREF ():.

00000159 <__c.1528>:
     159:	53 45 54 50 4f 49 4e 54 3a 00                       SETPOINT:.

00000163 <__c.1525>:
     163:	0d 0a 00                                            ...

00000166 <__c.1523>:
     166:	20 2f 20 53 45 54 3a 20 00                           / SET: .

0000016f <__c.1521>:
     16f:	52 50 4d 3a 20 00                                   RPM: .

00000175 <__c.1518>:
     175:	0d 0a 00                                            ...

00000178 <__c.1516>:
     178:	50 57 4d 3a 20 00                                   PWM: .

0000017e <__c.1513>:
     17e:	0d 0a 00                                            ...

00000181 <__c.1511>:
     181:	50 57 4d 3a 20 00                                   PWM: .

00000187 <__c.1508>:
     187:	0d 0a 00                                            ...

0000018a <__c.1506>:
     18a:	44 45 4c 41 59 3a 20 00                             DELAY: .

00000192 <__c.1503>:
     192:	0d 0a 00                                            ...

00000195 <__c.1501>:
     195:	44 45 4c 41 59 3a 20 00                             DELAY: .

0000019d <__c.1498>:
     19d:	44 69 73 61 62 6c 65 20 41 43 20 69 6e 74 65 72     Disable AC inter
     1ad:	72 75 70 74 73 2e 0d 0a 00                          rupts....

000001b6 <__c.1495>:
     1b6:	45 6e 61 62 6c 65 20 41 43 20 69 6e 74 65 72 72     Enable AC interr
     1c6:	75 70 74 73 2e 0d 0a 00                             upts....

000001ce <__c.1492>:
     1ce:	46 6f 72 63 65 20 73 74 61 74 65 20 4d 43 5f 50     Force state MC_P
     1de:	52 45 4c 4f 43 4b 45 44 31 2e 0d 0a 00              RELOCKED1....

000001eb <__c.1489>:
     1eb:	46 6f 72 63 65 20 73 74 61 74 65 20 4d 43 5f 4c     Force state MC_L
     1fb:	4f 43 4b 45 44 2e 0d 0a 00                          OCKED....

00000204 <__c.1486>:
     204:	20 28 53 68 6f 72 74 63 69 72 63 75 69 74 29 0d      (Shortcircuit).
     214:	0a 00                                               ..

00000216 <__c.1484>:
     216:	44 47 31 3a 20 00                                   DG1: .

0000021c <__c.1482>:
     21c:	20 28 56 6f 6c 74 61 67 65 29 0d 0a 00               (Voltage)...

00000229 <__c.1480>:
     229:	44 47 32 3a 20 00                                   DG2: .

0000022f <__c.1478>:
     22f:	20 28 4f 76 65 72 74 65 6d 70 65 72 61 74 75 72      (Overtemperatur
     23f:	65 29 0d 0a 00                                      e)...

00000244 <__c.1476>:
     244:	44 47 33 3a 20 00                                   DG3: .

0000024a <__c.1473>:
     24a:	44 45 42 55 47 20 6f 66 66 0d 0a 00                 DEBUG off...

00000256 <__c.1470>:
     256:	44 45 42 55 47 20 6f 6e 0d 0a 00                    DEBUG on...

00000261 <__c.1467>:
     261:	53 54 4f 50 0d 0a 00                                STOP...

00000268 <__c.1464>:
     268:	52 55 4e 20 28 63 6f 75 6e 74 65 72 63 6c 6f 63     RUN (countercloc
     278:	6b 77 69 73 65 29 0d 0a 00                          kwise)...

00000281 <__c.1460>:
     281:	52 55 4e 20 28 63 6c 6f 63 6b 77 69 73 65 29 0d     RUN (clockwise).
     291:	0a 00                                               ..

00000293 <__c.1457>:
     293:	45 52 52 0d 0a 00                                   ERR...

00000299 <__c.1454>:
     299:	0d 0a 00                                            ...

0000029c <__c.1452>:
     29c:	4e 45 57 20 53 43 52 45 56 3a 00                    NEW SCREV:.

000002a7 <__c.1448>:
     2a7:	0d 0a 00                                            ...

000002aa <__c.1446>:
     2aa:	4e 45 57 20 53 50 45 45 44 3a 00                    NEW SPEED:.

000002b5 <__c.1443>:
     2b5:	0d 0a 00                                            ...

000002b8 <__c.1441>:
     2b8:	0d 0a 41 54 4d 45 4c 20 41 54 41 36 38 34 34 2d     ..ATMEL ATA6844-
     2c8:	44 4b 20 44 65 6d 6f 6e 73 74 72 61 74 6f 72 20     DK Demonstrator 
	...

000002d9 <nexthall_cw>:
     2d9:	ff 05 03 01 06 04 02 ff                             ........

000002e1 <nexthall_ccw>:
     2e1:	ff 03 06 02 05 01 04 ff 00                          .........

000002ea <__ctors_end>:
     2ea:	11 24       	eor	r1, r1
     2ec:	1f be       	out	0x3f, r1	; 63
     2ee:	cf ef       	ldi	r28, 0xFF	; 255
     2f0:	d8 e0       	ldi	r29, 0x08	; 8
     2f2:	de bf       	out	0x3e, r29	; 62
     2f4:	cd bf       	out	0x3d, r28	; 61

000002f6 <__do_copy_data>:
     2f6:	11 e0       	ldi	r17, 0x01	; 1
     2f8:	a0 e0       	ldi	r26, 0x00	; 0
     2fa:	b1 e0       	ldi	r27, 0x01	; 1
     2fc:	e0 ec       	ldi	r30, 0xC0	; 192
     2fe:	f4 e1       	ldi	r31, 0x14	; 20
     300:	02 c0       	rjmp	.+4      	; 0x306 <.do_copy_data_start>

00000302 <.do_copy_data_loop>:
     302:	05 90       	lpm	r0, Z+
     304:	0d 92       	st	X+, r0

00000306 <.do_copy_data_start>:
     306:	a6 32       	cpi	r26, 0x26	; 38
     308:	b1 07       	cpc	r27, r17
     30a:	d9 f7       	brne	.-10     	; 0x302 <.do_copy_data_loop>

0000030c <__do_clear_bss>:
     30c:	12 e0       	ldi	r17, 0x02	; 2
     30e:	a6 e2       	ldi	r26, 0x26	; 38
     310:	b1 e0       	ldi	r27, 0x01	; 1
     312:	01 c0       	rjmp	.+2      	; 0x316 <.do_clear_bss_start>

00000314 <.do_clear_bss_loop>:
     314:	1d 92       	st	X+, r1

00000316 <.do_clear_bss_start>:
     316:	a3 30       	cpi	r26, 0x03	; 3
     318:	b1 07       	cpc	r27, r17
     31a:	e1 f7       	brne	.-8      	; 0x314 <.do_clear_bss_loop>
     31c:	0e 94 66 03 	call	0x6cc	; 0x6cc <main>
     320:	0c 94 5e 0a 	jmp	0x14bc	; 0x14bc <_exit>

00000324 <__bad_interrupt>:
     324:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000328 <fifo_configure>:

/*===========================================================================*/
/*  IMPLEMENTATION                                                           */
/*===========================================================================*/

void fifo_configure(t_fifo *u) {
     328:	fc 01       	movw	r30, r24
    u->pos1=0;
     32a:	10 82       	st	Z, r1
    u->pos2=0;
     32c:	11 82       	std	Z+1, r1	; 0x01
}
     32e:	08 95       	ret

00000330 <fifo_size>:

int fifo_size(t_fifo *u) {
     330:	fc 01       	movw	r30, r24
     332:	21 81       	ldd	r18, Z+1	; 0x01
     334:	30 e0       	ldi	r19, 0x00	; 0
     336:	80 81       	ld	r24, Z
     338:	28 1b       	sub	r18, r24
     33a:	31 09       	sbc	r19, r1
     33c:	2f 77       	andi	r18, 0x7F	; 127
     33e:	30 70       	andi	r19, 0x00	; 0
    return (u->pos2-u->pos1)&(FIFO_LEN-1);
}
     340:	82 2f       	mov	r24, r18
     342:	93 2f       	mov	r25, r19
     344:	08 95       	ret

00000346 <fifo_push>:

void fifo_push(t_fifo *u,unsigned char c) {
     346:	dc 01       	movw	r26, r24
    u->data[u->pos2] = c;
     348:	11 96       	adiw	r26, 0x01	; 1
     34a:	8c 91       	ld	r24, X
     34c:	11 97       	sbiw	r26, 0x01	; 1
     34e:	fd 01       	movw	r30, r26
     350:	e8 0f       	add	r30, r24
     352:	f1 1d       	adc	r31, r1
     354:	62 83       	std	Z+2, r22	; 0x02
    u->pos2 = u->pos2 + 1;
    u->pos2 %= FIFO_LEN;
     356:	8f 5f       	subi	r24, 0xFF	; 255
     358:	8f 77       	andi	r24, 0x7F	; 127
     35a:	11 96       	adiw	r26, 0x01	; 1
     35c:	8c 93       	st	X, r24
}
     35e:	08 95       	ret

00000360 <fifo_pop>:

unsigned char fifo_pop(t_fifo *u) {    
     360:	dc 01       	movw	r26, r24
    unsigned char ret = u->data[u->pos1];
     362:	9c 91       	ld	r25, X
     364:	fd 01       	movw	r30, r26
     366:	e9 0f       	add	r30, r25
     368:	f1 1d       	adc	r31, r1
     36a:	82 81       	ldd	r24, Z+2	; 0x02
    u->pos1 = u->pos1 + 1;
    u->pos1 %= FIFO_LEN;
     36c:	9f 5f       	subi	r25, 0xFF	; 255
     36e:	9f 77       	andi	r25, 0x7F	; 127
     370:	9c 93       	st	X, r25
    return ret;
}
     372:	08 95       	ret

00000374 <uart_task>:

void uart_putc(unsigned char ch);

void uart_task(void) {
    if (fifo_size(&uart)) {
     374:	8c e2       	ldi	r24, 0x2C	; 44
     376:	91 e0       	ldi	r25, 0x01	; 1
     378:	0e 94 98 01 	call	0x330	; 0x330 <fifo_size>
     37c:	89 2b       	or	r24, r25
     37e:	51 f0       	breq	.+20     	; 0x394 <uart_task+0x20>
        //uart_putc(fifo_pop(&uart));
        if ((LINSIR&(1<<LTXOK))) {
     380:	80 91 c9 00 	lds	r24, 0x00C9
     384:	81 ff       	sbrs	r24, 1
     386:	06 c0       	rjmp	.+12     	; 0x394 <uart_task+0x20>
            LINDAT = fifo_pop(&uart);
     388:	8c e2       	ldi	r24, 0x2C	; 44
     38a:	91 e0       	ldi	r25, 0x01	; 1
     38c:	0e 94 b0 01 	call	0x360	; 0x360 <fifo_pop>
     390:	80 93 d2 00 	sts	0x00D2, r24
     394:	08 95       	ret

00000396 <uart_init>:
    }
}

void uart_init(void) {
    unsigned char tmp;
    tmp = LINCR;
     396:	e8 ec       	ldi	r30, 0xC8	; 200
     398:	f0 e0       	ldi	r31, 0x00	; 0
     39a:	90 81       	ld	r25, Z
    LINCR  &= ~(1<<LENA);
     39c:	80 81       	ld	r24, Z
     39e:	87 7f       	andi	r24, 0xF7	; 247
     3a0:	80 83       	st	Z, r24
    LINBTR  = ((1<<LDISR) | (0x3F & BITSAMPLING));
     3a2:	88 e8       	ldi	r24, 0x88	; 136
     3a4:	80 93 cc 00 	sts	0x00CC, r24
    //LINBRR = MYBRR;
    LINBRRH = 0x00;
     3a8:	10 92 ce 00 	sts	0x00CE, r1
    LINBRRL = 0xCF;
     3ac:	8f ec       	ldi	r24, 0xCF	; 207
     3ae:	80 93 cd 00 	sts	0x00CD, r24
    LINCR = tmp; 
     3b2:	90 83       	st	Z, r25
    
    
    //Byte_transfer_enable();
    LINCR = (0<<LIN13)|(1<<LENA)|(1<<LCMD2)|(1<<LCMD1)|(1<<LCMD0);
     3b4:	8f e0       	ldi	r24, 0x0F	; 15
     3b6:	80 83       	st	Z, r24
    LINDAT = 0xFF;
     3b8:	8f ef       	ldi	r24, 0xFF	; 255
     3ba:	80 93 d2 00 	sts	0x00D2, r24
    
    // fifo configure
    fifo_configure(&uart);
     3be:	8c e2       	ldi	r24, 0x2C	; 44
     3c0:	91 e0       	ldi	r25, 0x01	; 1
     3c2:	0e 94 94 01 	call	0x328	; 0x328 <fifo_configure>
}
     3c6:	08 95       	ret

000003c8 <uart_putc>:

void uart_putc(unsigned char ch) {
     3c8:	68 2f       	mov	r22, r24
    fifo_push(&uart,ch);
     3ca:	8c e2       	ldi	r24, 0x2C	; 44
     3cc:	91 e0       	ldi	r25, 0x01	; 1
     3ce:	0e 94 a3 01 	call	0x346	; 0x346 <fifo_push>
    //while (!(LINSIR & (1<<LTXOK)));
    //LINDAT = ch;
}
     3d2:	08 95       	ret

000003d4 <uart_received>:

unsigned char uart_received(void) {
    return (LINSIR & (1<<LRXOK));
     3d4:	80 91 c9 00 	lds	r24, 0x00C9
}
     3d8:	81 70       	andi	r24, 0x01	; 1
     3da:	08 95       	ret

000003dc <uart_getc>:

unsigned char uart_getc(void) {
    unsigned char ret;
    while (!uart_received());
     3dc:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <uart_received>
     3e0:	88 23       	and	r24, r24
     3e2:	e1 f3       	breq	.-8      	; 0x3dc <uart_getc>
    ret = LINDAT;
     3e4:	80 91 d2 00 	lds	r24, 0x00D2
    return ret;
}
     3e8:	08 95       	ret

000003ea <uart_puts>:


void uart_puts(char *str) {
     3ea:	cf 93       	push	r28
     3ec:	df 93       	push	r29
     3ee:	ec 01       	movw	r28, r24
    while (*str) {
     3f0:	88 81       	ld	r24, Y
     3f2:	88 23       	and	r24, r24
     3f4:	31 f0       	breq	.+12     	; 0x402 <uart_puts+0x18>
        uart_putc(*str);
     3f6:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
        str++;
     3fa:	21 96       	adiw	r28, 0x01	; 1
    return ret;
}


void uart_puts(char *str) {
    while (*str) {
     3fc:	88 81       	ld	r24, Y
     3fe:	88 23       	and	r24, r24
     400:	d1 f7       	brne	.-12     	; 0x3f6 <uart_puts+0xc>
        uart_putc(*str);
        str++;
    }
}
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	08 95       	ret

00000408 <uart_puts_P>:

#ifdef __GNUC__
void uart_puts_P(prog_char *str) {
     408:	cf 93       	push	r28
     40a:	df 93       	push	r29
     40c:	ec 01       	movw	r28, r24
    unsigned char c;
    while (1) {
        c = pgm_read_byte(str);
     40e:	fc 01       	movw	r30, r24
     410:	84 91       	lpm	r24, Z+
        if (c == '\0') 
     412:	88 23       	and	r24, r24
     414:	39 f0       	breq	.+14     	; 0x424 <uart_puts_P+0x1c>
            break;
        uart_putc(c);
     416:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
        str++;
     41a:	21 96       	adiw	r28, 0x01	; 1

#ifdef __GNUC__
void uart_puts_P(prog_char *str) {
    unsigned char c;
    while (1) {
        c = pgm_read_byte(str);
     41c:	fe 01       	movw	r30, r28
     41e:	84 91       	lpm	r24, Z+
        if (c == '\0') 
     420:	88 23       	and	r24, r24
     422:	c9 f7       	brne	.-14     	; 0x416 <uart_puts_P+0xe>
            break;
        uart_putc(c);
        str++;
    }
}
     424:	df 91       	pop	r29
     426:	cf 91       	pop	r28
     428:	08 95       	ret

0000042a <uart_puti>:
    
    uart_putc(hex[(c>>4)&0x0F]);
    uart_putc(hex[(c&0x0F)]);
}

void uart_puti(unsigned int i) {
     42a:	ef 92       	push	r14
     42c:	ff 92       	push	r15
     42e:	0f 93       	push	r16
     430:	1f 93       	push	r17
     432:	df 93       	push	r29
     434:	cf 93       	push	r28
     436:	00 d0       	rcall	.+0      	; 0x438 <uart_puti+0xe>
     438:	00 d0       	rcall	.+0      	; 0x43a <uart_puti+0x10>
     43a:	00 d0       	rcall	.+0      	; 0x43c <uart_puti+0x12>
     43c:	cd b7       	in	r28, 0x3d	; 61
     43e:	de b7       	in	r29, 0x3e	; 62
     440:	9c 01       	movw	r18, r24
    char str[6]="\0\0\0\0\0\0";
    int o=0;

    if (i == 0) {
     442:	00 97       	sbiw	r24, 0x00	; 0
     444:	21 f4       	brne	.+8      	; 0x44e <uart_puti+0x24>
        uart_putc('0');
     446:	80 e3       	ldi	r24, 0x30	; 48
     448:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
     44c:	38 c0       	rjmp	.+112    	; 0x4be <uart_puti+0x94>
    uart_putc(hex[(c>>4)&0x0F]);
    uart_putc(hex[(c&0x0F)]);
}

void uart_puti(unsigned int i) {
    char str[6]="\0\0\0\0\0\0";
     44e:	de 01       	movw	r26, r28
     450:	11 96       	adiw	r26, 0x01	; 1
     452:	e1 e1       	ldi	r30, 0x11	; 17
     454:	f1 e0       	ldi	r31, 0x01	; 1
     456:	86 e0       	ldi	r24, 0x06	; 6
     458:	01 90       	ld	r0, Z+
     45a:	0d 92       	st	X+, r0
     45c:	81 50       	subi	r24, 0x01	; 1
     45e:	e1 f7       	brne	.-8      	; 0x458 <uart_puti+0x2e>
     460:	ee 24       	eor	r14, r14
     462:	ff 24       	eor	r15, r15
        uart_putc('0');
        return;
    }

    while (i != 0) {
        str[o] = (i%10);
     464:	8e 01       	movw	r16, r28
     466:	0f 5f       	subi	r16, 0xFF	; 255
     468:	1f 4f       	sbci	r17, 0xFF	; 255
     46a:	f8 01       	movw	r30, r16
     46c:	ee 0d       	add	r30, r14
     46e:	ff 1d       	adc	r31, r15
     470:	c9 01       	movw	r24, r18
     472:	6a e0       	ldi	r22, 0x0A	; 10
     474:	70 e0       	ldi	r23, 0x00	; 0
     476:	0e 94 4a 0a 	call	0x1494	; 0x1494 <__udivmodhi4>
     47a:	80 83       	st	Z, r24
        o++;
     47c:	08 94       	sec
     47e:	e1 1c       	adc	r14, r1
     480:	f1 1c       	adc	r15, r1
        i/=10;
     482:	c9 01       	movw	r24, r18
     484:	6a e0       	ldi	r22, 0x0A	; 10
     486:	70 e0       	ldi	r23, 0x00	; 0
     488:	0e 94 4a 0a 	call	0x1494	; 0x1494 <__udivmodhi4>
     48c:	86 2f       	mov	r24, r22
     48e:	97 2f       	mov	r25, r23
     490:	9c 01       	movw	r18, r24
    if (i == 0) {
        uart_putc('0');
        return;
    }

    while (i != 0) {
     492:	21 15       	cp	r18, r1
     494:	31 05       	cpc	r19, r1
     496:	49 f7       	brne	.-46     	; 0x46a <uart_puti+0x40>
        str[o] = (i%10);
        o++;
        i/=10;
    }

    while (o > 0) {
     498:	1e 14       	cp	r1, r14
     49a:	1f 04       	cpc	r1, r15
     49c:	84 f4       	brge	.+32     	; 0x4be <uart_puti+0x94>
     49e:	8e 01       	movw	r16, r28
     4a0:	0e 0d       	add	r16, r14
     4a2:	1f 1d       	adc	r17, r15
        uart_putc(str[o-1]+'0');
     4a4:	08 94       	sec
     4a6:	e1 08       	sbc	r14, r1
     4a8:	f1 08       	sbc	r15, r1
     4aa:	f8 01       	movw	r30, r16
     4ac:	80 81       	ld	r24, Z
     4ae:	80 5d       	subi	r24, 0xD0	; 208
     4b0:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
     4b4:	01 50       	subi	r16, 0x01	; 1
     4b6:	10 40       	sbci	r17, 0x00	; 0
        str[o] = (i%10);
        o++;
        i/=10;
    }

    while (o > 0) {
     4b8:	1e 14       	cp	r1, r14
     4ba:	1f 04       	cpc	r1, r15
     4bc:	9c f3       	brlt	.-26     	; 0x4a4 <uart_puti+0x7a>
        uart_putc(str[o-1]+'0');
        o--;
    }
}
     4be:	26 96       	adiw	r28, 0x06	; 6
     4c0:	0f b6       	in	r0, 0x3f	; 63
     4c2:	f8 94       	cli
     4c4:	de bf       	out	0x3e, r29	; 62
     4c6:	0f be       	out	0x3f, r0	; 63
     4c8:	cd bf       	out	0x3d, r28	; 61
     4ca:	cf 91       	pop	r28
     4cc:	df 91       	pop	r29
     4ce:	1f 91       	pop	r17
     4d0:	0f 91       	pop	r16
     4d2:	ff 90       	pop	r15
     4d4:	ef 90       	pop	r14
     4d6:	08 95       	ret

000004d8 <t_adc_state_reset>:
    reset state index
    \param none
    \return none
*/
void t_adc_state_reset(void) {
    t_adc_state = 0;
     4d8:	10 92 26 01 	sts	0x0126, r1
}
     4dc:	08 95       	ret

000004de <t_adc_configure>:
/** \brief t_adc_configure
    reset pipeline data object
    \param a        : pointer to data structure
    \return none
*/
void t_adc_configure(t_adc *a) {
     4de:	fc 01       	movw	r30, r24
    a->index = 0;
     4e0:	10 82       	st	Z, r1
    a->filtered = 0;
     4e2:	15 82       	std	Z+5, r1	; 0x05
}
     4e4:	08 95       	ret

000004e6 <t_adc_push>:
/** \brief t_adc_push
    push current ADC value in data object
    \param a        : pointer to data structure
    \return none
*/
void t_adc_push(t_adc *a) {
     4e6:	dc 01       	movw	r26, r24
    a->data[a->index] = ADC_get();
     4e8:	90 91 79 00 	lds	r25, 0x0079
     4ec:	8c 91       	ld	r24, X
     4ee:	fd 01       	movw	r30, r26
     4f0:	e8 0f       	add	r30, r24
     4f2:	f1 1d       	adc	r31, r1
     4f4:	91 83       	std	Z+1, r25	; 0x01
    a->index += 1;
    a->index %= 4;
     4f6:	8f 5f       	subi	r24, 0xFF	; 255
     4f8:	83 70       	andi	r24, 0x03	; 3
     4fa:	8c 93       	st	X, r24
}
     4fc:	08 95       	ret

000004fe <t_adc_getfiltered>:
/** \brief t_adc_getfiltered
    get median of adc data object
    \param a        : pointer to data structure
    \return median value
*/
unsigned char t_adc_getfiltered(t_adc *a) {
     4fe:	fc 01       	movw	r30, r24
    unsigned short ret = a->data[0]+a->data[1]+a->data[2]+a->data[3];
     500:	22 81       	ldd	r18, Z+2	; 0x02
     502:	81 81       	ldd	r24, Z+1	; 0x01
     504:	90 e0       	ldi	r25, 0x00	; 0
     506:	82 0f       	add	r24, r18
     508:	91 1d       	adc	r25, r1
     50a:	23 81       	ldd	r18, Z+3	; 0x03
     50c:	82 0f       	add	r24, r18
     50e:	91 1d       	adc	r25, r1
     510:	24 81       	ldd	r18, Z+4	; 0x04
     512:	82 0f       	add	r24, r18
     514:	91 1d       	adc	r25, r1
     516:	96 95       	lsr	r25
     518:	87 95       	ror	r24
     51a:	96 95       	lsr	r25
     51c:	87 95       	ror	r24
    ret /= 4;
    return (unsigned char)(ret);
}
     51e:	08 95       	ret

00000520 <ADC_getfiltered>:
/** \brief ADC_getfiltered
    get median array of all pipeline members
    \param s        : pointer to array uint8_t[4]
    \return none
*/
void ADC_getfiltered(unsigned char *s) {
     520:	ef 92       	push	r14
     522:	ff 92       	push	r15
     524:	0f 93       	push	r16
     526:	1f 93       	push	r17
     528:	7c 01       	movw	r14, r24
    s[0] = t_adc_getfiltered((t_adc*)&a[0]);
     52a:	0e ea       	ldi	r16, 0xAE	; 174
     52c:	11 e0       	ldi	r17, 0x01	; 1
     52e:	c8 01       	movw	r24, r16
     530:	0e 94 7f 02 	call	0x4fe	; 0x4fe <t_adc_getfiltered>
     534:	f7 01       	movw	r30, r14
     536:	80 83       	st	Z, r24
    s[1] = t_adc_getfiltered((t_adc*)&a[1]);
     538:	c8 01       	movw	r24, r16
     53a:	06 96       	adiw	r24, 0x06	; 6
     53c:	0e 94 7f 02 	call	0x4fe	; 0x4fe <t_adc_getfiltered>
     540:	f7 01       	movw	r30, r14
     542:	81 83       	std	Z+1, r24	; 0x01
    s[2] = t_adc_getfiltered((t_adc*)&a[2]);
     544:	c8 01       	movw	r24, r16
     546:	0c 96       	adiw	r24, 0x0c	; 12
     548:	0e 94 7f 02 	call	0x4fe	; 0x4fe <t_adc_getfiltered>
     54c:	f7 01       	movw	r30, r14
     54e:	82 83       	std	Z+2, r24	; 0x02
    s[3] = t_adc_getfiltered((t_adc*)&a[3]);
     550:	c8 01       	movw	r24, r16
     552:	42 96       	adiw	r24, 0x12	; 18
     554:	0e 94 7f 02 	call	0x4fe	; 0x4fe <t_adc_getfiltered>
     558:	f7 01       	movw	r30, r14
     55a:	83 83       	std	Z+3, r24	; 0x03
}
     55c:	1f 91       	pop	r17
     55e:	0f 91       	pop	r16
     560:	ff 90       	pop	r15
     562:	ef 90       	pop	r14
     564:	08 95       	ret

00000566 <ADC_ISR>:
    \param none
    \return current ADC state / number of measurements of this commutation period
*/
unsigned char ADC_ISR(void) {
    // trigger ADC conversion
    if (t_adc_state < 4) {
     566:	80 91 26 01 	lds	r24, 0x0126
     56a:	84 30       	cpi	r24, 0x04	; 4
     56c:	28 f4       	brcc	.+10     	; 0x578 <ADC_ISR+0x12>
        ADC_start();
     56e:	ea e7       	ldi	r30, 0x7A	; 122
     570:	f0 e0       	ldi	r31, 0x00	; 0
     572:	80 81       	ld	r24, Z
     574:	80 64       	ori	r24, 0x40	; 64
     576:	80 83       	st	Z, r24
    } 
    return t_adc_state;
     578:	80 91 26 01 	lds	r24, 0x0126
}
     57c:	08 95       	ret

0000057e <__vector_27>:
/** \brief ISR(ADC_vect)
    ADC interrupt service routine
    \param none
    \return none
*/
ISR(ADC_vect) {
     57e:	1f 92       	push	r1
     580:	0f 92       	push	r0
     582:	0f b6       	in	r0, 0x3f	; 63
     584:	0f 92       	push	r0
     586:	11 24       	eor	r1, r1
     588:	2f 93       	push	r18
     58a:	3f 93       	push	r19
     58c:	4f 93       	push	r20
     58e:	5f 93       	push	r21
     590:	6f 93       	push	r22
     592:	7f 93       	push	r23
     594:	8f 93       	push	r24
     596:	9f 93       	push	r25
     598:	af 93       	push	r26
     59a:	bf 93       	push	r27
     59c:	ef 93       	push	r30
     59e:	ff 93       	push	r31
    t_adc_push((t_adc*)&a[t_adc_state]);
     5a0:	80 91 26 01 	lds	r24, 0x0126
     5a4:	26 e0       	ldi	r18, 0x06	; 6
     5a6:	82 9f       	mul	r24, r18
     5a8:	c0 01       	movw	r24, r0
     5aa:	11 24       	eor	r1, r1
     5ac:	82 55       	subi	r24, 0x52	; 82
     5ae:	9e 4f       	sbci	r25, 0xFE	; 254
     5b0:	0e 94 73 02 	call	0x4e6	; 0x4e6 <t_adc_push>
    if (t_adc_state < 4)
     5b4:	80 91 26 01 	lds	r24, 0x0126
     5b8:	84 30       	cpi	r24, 0x04	; 4
     5ba:	28 f4       	brcc	.+10     	; 0x5c6 <__vector_27+0x48>
        t_adc_state++;
     5bc:	80 91 26 01 	lds	r24, 0x0126
     5c0:	8f 5f       	subi	r24, 0xFF	; 255
     5c2:	80 93 26 01 	sts	0x0126, r24
    //t_adc_state %= 4;
}
     5c6:	ff 91       	pop	r31
     5c8:	ef 91       	pop	r30
     5ca:	bf 91       	pop	r27
     5cc:	af 91       	pop	r26
     5ce:	9f 91       	pop	r25
     5d0:	8f 91       	pop	r24
     5d2:	7f 91       	pop	r23
     5d4:	6f 91       	pop	r22
     5d6:	5f 91       	pop	r21
     5d8:	4f 91       	pop	r20
     5da:	3f 91       	pop	r19
     5dc:	2f 91       	pop	r18
     5de:	0f 90       	pop	r0
     5e0:	0f be       	out	0x3f, r0	; 63
     5e2:	0f 90       	pop	r0
     5e4:	1f 90       	pop	r1
     5e6:	18 95       	reti

000005e8 <ADC_configure>:
/** \brief ADC_configure
    low level ADC initialization
    \param none
    \return none
*/
void ADC_configure(void) {
     5e8:	0f 93       	push	r16
     5ea:	1f 93       	push	r17
    // 2.56V internal ref / left adjust / amp1
    ADMUX |= (1<<REFS1)|(1<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(1<<MUX3)|(1<<MUX2)|(1<<MUX1)|(1<<MUX0);
     5ec:	ec e7       	ldi	r30, 0x7C	; 124
     5ee:	f0 e0       	ldi	r31, 0x00	; 0
     5f0:	80 81       	ld	r24, Z
     5f2:	8f 6e       	ori	r24, 0xEF	; 239
     5f4:	80 83       	st	Z, r24
    // enable adc / single shot mode / interrupt enable / presc 1/128
    ADCSRA |= (1<<ADEN)|(0<<ADATE)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS1);
     5f6:	ea e7       	ldi	r30, 0x7A	; 122
     5f8:	f0 e0       	ldi	r31, 0x00	; 0
     5fa:	80 81       	ld	r24, Z
     5fc:	8e 68       	ori	r24, 0x8E	; 142
     5fe:	80 83       	st	Z, r24
    // no automatic trigger
    ADCSRB |= (0<<ADTS3)|(0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);
     600:	eb e7       	ldi	r30, 0x7B	; 123
     602:	f0 e0       	ldi	r31, 0x00	; 0
     604:	80 81       	ld	r24, Z
     606:	80 83       	st	Z, r24
    // Disable digital input
    DIDR1 |= 0x03;
     608:	ef e7       	ldi	r30, 0x7F	; 127
     60a:	f0 e0       	ldi	r31, 0x00	; 0
     60c:	80 81       	ld	r24, Z
     60e:	83 60       	ori	r24, 0x03	; 3
     610:	80 83       	st	Z, r24

    // Amplifier configuration
    // enable / gain 10x /
    AMP1CSR |= (1<<AMP1EN)|(0<<AMP1G1)|(1<<AMP1G0);
     612:	e6 e7       	ldi	r30, 0x76	; 118
     614:	f0 e0       	ldi	r31, 0x00	; 0
     616:	80 81       	ld	r24, Z
     618:	80 69       	ori	r24, 0x90	; 144
     61a:	80 83       	st	Z, r24
    
    // reset structures
    t_adc_configure((t_adc*)&a[0]);
     61c:	0e ea       	ldi	r16, 0xAE	; 174
     61e:	11 e0       	ldi	r17, 0x01	; 1
     620:	c8 01       	movw	r24, r16
     622:	0e 94 6f 02 	call	0x4de	; 0x4de <t_adc_configure>
    t_adc_configure((t_adc*)&a[1]);
     626:	c8 01       	movw	r24, r16
     628:	06 96       	adiw	r24, 0x06	; 6
     62a:	0e 94 6f 02 	call	0x4de	; 0x4de <t_adc_configure>
    t_adc_configure((t_adc*)&a[2]);
     62e:	c8 01       	movw	r24, r16
     630:	0c 96       	adiw	r24, 0x0c	; 12
     632:	0e 94 6f 02 	call	0x4de	; 0x4de <t_adc_configure>
    t_adc_configure((t_adc*)&a[3]);    
     636:	c8 01       	movw	r24, r16
     638:	42 96       	adiw	r24, 0x12	; 18
     63a:	0e 94 6f 02 	call	0x4de	; 0x4de <t_adc_configure>
}
     63e:	1f 91       	pop	r17
     640:	0f 91       	pop	r16
     642:	08 95       	ret

00000644 <ATA6844_init_port>:
/** \brief ATA6844_init_port
    port initialization for ATA6844-DK
    \param none
    \return none
*/
void ATA6844_init_port(void) {
     644:	cf 93       	push	r28
     646:	df 93       	push	r29
    // ncoast pin
    ATA6844_ncoast_configure();
     648:	44 e2       	ldi	r20, 0x24	; 36
     64a:	50 e0       	ldi	r21, 0x00	; 0
     64c:	88 e0       	ldi	r24, 0x08	; 8
     64e:	ea 01       	movw	r28, r20
     650:	88 83       	st	Y, r24
    ATA6844_ncoast(1);
     652:	65 e2       	ldi	r22, 0x25	; 37
     654:	70 e0       	ldi	r23, 0x00	; 0
     656:	fb 01       	movw	r30, r22
     658:	80 81       	ld	r24, Z
     65a:	88 60       	ori	r24, 0x08	; 8
     65c:	80 83       	st	Z, r24
    
    // sleep pin
    ATA6844_sleep_configure();
     65e:	aa e2       	ldi	r26, 0x2A	; 42
     660:	b0 e0       	ldi	r27, 0x00	; 0
     662:	8c 91       	ld	r24, X
     664:	82 60       	ori	r24, 0x02	; 2
     666:	8c 93       	st	X, r24
    ATA6844_sleep(0);
     668:	2b e2       	ldi	r18, 0x2B	; 43
     66a:	30 e0       	ldi	r19, 0x00	; 0
     66c:	e9 01       	movw	r28, r18
     66e:	88 81       	ld	r24, Y
     670:	8d 7f       	andi	r24, 0xFD	; 253
     672:	88 83       	st	Y, r24
    
  
    // DG1-3 set mcu pins as input
    DDRC &= ~((1<<PORTC1)|(1<<PORTC2)|(1<<PORTC3));
     674:	e7 e2       	ldi	r30, 0x27	; 39
     676:	f0 e0       	ldi	r31, 0x00	; 0
     678:	80 81       	ld	r24, Z
     67a:	81 7f       	andi	r24, 0xF1	; 241
     67c:	80 83       	st	Z, r24
    // PB6 = IL2
    // PB0 = IH3 (low active)
    // PB1 = IL3
    
    // set as output
    DDRB |= (1<<DDB7)|(1<<DDB6)|(1<<DDB1)|(1<<DDB0);
     67e:	ea 01       	movw	r28, r20
     680:	88 81       	ld	r24, Y
     682:	83 6c       	ori	r24, 0xC3	; 195
     684:	88 83       	st	Y, r24
    DDRC |= (1<<DDC0);
     686:	80 81       	ld	r24, Z
     688:	81 60       	ori	r24, 0x01	; 1
     68a:	80 83       	st	Z, r24
    DDRD |= (1<<DDD0);
     68c:	8c 91       	ld	r24, X
     68e:	81 60       	ori	r24, 0x01	; 1
     690:	8c 93       	st	X, r24

    // default value
    PORTB &= ~((1<<PORTB7)|(1<<PORTB6)|(1<<PORTB1));
     692:	fb 01       	movw	r30, r22
     694:	80 81       	ld	r24, Z
     696:	8d 73       	andi	r24, 0x3D	; 61
     698:	80 83       	st	Z, r24
#ifdef _DEBUG
    PORTD &= ~(1<<PORTD0);
    PORTC &= ~(1<<PORTC0);
    PORTB &= ~(1<<PORTB0);
#else
    PORTD |= (1<<PORTD0);
     69a:	e9 01       	movw	r28, r18
     69c:	88 81       	ld	r24, Y
     69e:	81 60       	ori	r24, 0x01	; 1
     6a0:	88 83       	st	Y, r24
    PORTC |= (1<<PORTC0);
     6a2:	e8 e2       	ldi	r30, 0x28	; 40
     6a4:	f0 e0       	ldi	r31, 0x00	; 0
     6a6:	80 81       	ld	r24, Z
     6a8:	81 60       	ori	r24, 0x01	; 1
     6aa:	80 83       	st	Z, r24
    PORTB |= (1<<PORTB0);
     6ac:	fb 01       	movw	r30, r22
     6ae:	80 81       	ld	r24, Z
     6b0:	81 60       	ori	r24, 0x01	; 1
     6b2:	80 83       	st	Z, r24
#endif 
}
     6b4:	df 91       	pop	r29
     6b6:	cf 91       	pop	r28
     6b8:	08 95       	ret

000006ba <ATA6844_reset_DG1>:
void ATA6844_reset_DG1(void) {
    // before the initialisation of the diagnostic alerts for short circiut detection
    // and/or voltage failure, the DG1 pin must reset by a rising edge on IL1
    // execute at first ATA6844_init_port in order to setup IL1
  
    PORTB |= (1<<PINB7);
     6ba:	e5 e2       	ldi	r30, 0x25	; 37
     6bc:	f0 e0       	ldi	r31, 0x00	; 0
     6be:	80 81       	ld	r24, Z
     6c0:	80 68       	ori	r24, 0x80	; 128
     6c2:	80 83       	st	Z, r24
    PORTB &= ~(1<<PINB7);
     6c4:	80 81       	ld	r24, Z
     6c6:	8f 77       	andi	r24, 0x7F	; 127
     6c8:	80 83       	st	Z, r24
}
     6ca:	08 95       	ret

000006cc <main>:
/** \brief main
    program entry point
    \param none
    \return none
*/
int main() {
     6cc:	2f 92       	push	r2
     6ce:	3f 92       	push	r3
     6d0:	4f 92       	push	r4
     6d2:	5f 92       	push	r5
     6d4:	6f 92       	push	r6
     6d6:	7f 92       	push	r7
     6d8:	8f 92       	push	r8
     6da:	9f 92       	push	r9
     6dc:	af 92       	push	r10
     6de:	bf 92       	push	r11
     6e0:	cf 92       	push	r12
     6e2:	df 92       	push	r13
     6e4:	ef 92       	push	r14
     6e6:	ff 92       	push	r15
     6e8:	0f 93       	push	r16
     6ea:	1f 93       	push	r17
     6ec:	cf 93       	push	r28
     6ee:	df 93       	push	r29

    unsigned char uart_getnumber = 0;
    unsigned int uart_i = 0;

    // ATA6844 driver stage configuration
    ATA6844_init_port();
     6f0:	0e 94 22 03 	call	0x644	; 0x644 <ATA6844_init_port>
    // reset DG1 pin before init of alerts
    ATA6844_reset_DG1();
     6f4:	0e 94 5d 03 	call	0x6ba	; 0x6ba <ATA6844_reset_DG1>
    
    // status led
    LED_configure();
     6f8:	e4 e2       	ldi	r30, 0x24	; 36
     6fa:	f0 e0       	ldi	r31, 0x00	; 0
     6fc:	80 81       	ld	r24, Z
     6fe:	80 61       	ori	r24, 0x10	; 16
     700:	80 83       	st	Z, r24
    LED(0);
     702:	e5 e2       	ldi	r30, 0x25	; 37
     704:	f0 e0       	ldi	r31, 0x00	; 0
     706:	80 81       	ld	r24, Z
     708:	8f 7e       	andi	r24, 0xEF	; 239
     70a:	80 83       	st	Z, r24
    
    // ADC
    ADC_configure();
     70c:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <ADC_configure>
    ADC_start();
     710:	ea e7       	ldi	r30, 0x7A	; 122
     712:	f0 e0       	ldi	r31, 0x00	; 0
     714:	80 81       	ld	r24, Z
     716:	80 64       	ori	r24, 0x40	; 64
     718:	80 83       	st	Z, r24

    // control interface
    uart_init();
     71a:	0e 94 cb 01 	call	0x396	; 0x396 <uart_init>
    uart_puts_P(PSTR("\r\nATMEL ATA6844-DK Demonstrator "));
     71e:	88 eb       	ldi	r24, 0xB8	; 184
     720:	92 e0       	ldi	r25, 0x02	; 2
     722:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
    uart_puts(VERSION);
     726:	88 e1       	ldi	r24, 0x18	; 24
     728:	91 e0       	ldi	r25, 0x01	; 1
     72a:	0e 94 f5 01 	call	0x3ea	; 0x3ea <uart_puts>
    uart_puts_P(PSTR("\r\n"));
     72e:	85 eb       	ldi	r24, 0xB5	; 181
     730:	92 e0       	ldi	r25, 0x02	; 2
     732:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>

    
    // motor control
    mcdrv_configure();
     736:	0e 94 db 05 	call	0xbb6	; 0xbb6 <mcdrv_configure>
    mcsensor_configure();
     73a:	0e 94 a5 09 	call	0x134a	; 0x134a <mcsensor_configure>
    mcdrv_reset();
     73e:	0e 94 2b 06 	call	0xc56	; 0xc56 <mcdrv_reset>
    
    // software timer
    swt_configure((t_swtimer*)&SWT);
     742:	86 ec       	ldi	r24, 0xC6	; 198
     744:	91 e0       	ldi	r25, 0x01	; 1
     746:	0e 94 fe 09 	call	0x13fc	; 0x13fc <swt_configure>

    // timer1
    TIMER1_start();
     74a:	e1 e8       	ldi	r30, 0x81	; 129
     74c:	f0 e0       	ldi	r31, 0x00	; 0
     74e:	80 81       	ld	r24, Z
     750:	83 60       	ori	r24, 0x03	; 3
     752:	80 83       	st	Z, r24
    
    // enable interrupts
    sei();
     754:	78 94       	sei


    // configuration for autostart
    SWT2_setdelayms(1000);
     756:	80 ea       	ldi	r24, 0xA0	; 160
     758:	9f e0       	ldi	r25, 0x0F	; 15
     75a:	90 93 c9 01 	sts	0x01C9, r25
     75e:	80 93 c8 01 	sts	0x01C8, r24
     762:	00 e0       	ldi	r16, 0x00	; 0
     764:	ee 24       	eor	r14, r14
     766:	ff 24       	eor	r15, r15
    
    while (1) {

        uart_task();
      
        if (SWT1_timeout()) {
     768:	c6 ec       	ldi	r28, 0xC6	; 198
     76a:	d1 e0       	ldi	r29, 0x01	; 1
                    uart_puts_P(PSTR("COAST activated.\r\n"));
                    break;
                case 'C':
                    // release coast
                    ATA6844_ncoast(1);
                    uart_puts_P(PSTR("COAST released.\r\n"));
     76c:	0f 2e       	mov	r0, r31
     76e:	fa e2       	ldi	r31, 0x2A	; 42
     770:	cf 2e       	mov	r12, r31
     772:	f1 e0       	ldi	r31, 0x01	; 1
     774:	df 2e       	mov	r13, r31
     776:	f0 2d       	mov	r31, r0
                    break;
                case 'c':
                    // emergency shutdown of motor
                    ATA6844_ncoast(0);
                    mcdrv_stop();
                    uart_puts_P(PSTR("COAST activated.\r\n"));
     778:	0f 2e       	mov	r0, r31
     77a:	fc e3       	ldi	r31, 0x3C	; 60
     77c:	af 2e       	mov	r10, r31
     77e:	f1 e0       	ldi	r31, 0x01	; 1
     780:	bf 2e       	mov	r11, r31
     782:	f0 2d       	mov	r31, r0
                    uart_puts_P(PSTR("SETPOINT:"));
                    break;
                case 'v':
                    uart_getnumber = 2;
                    uart_i = 0;
                    uart_puts_P(PSTR("SCREF ():"));
     784:	0f 2e       	mov	r0, r31
     786:	ff e4       	ldi	r31, 0x4F	; 79
     788:	8f 2e       	mov	r8, r31
     78a:	f1 e0       	ldi	r31, 0x01	; 1
     78c:	9f 2e       	mov	r9, r31
     78e:	f0 2d       	mov	r31, r0
                    uart_puts_P(PSTR("\r\n"));
                    break;
                case 'S':
                    uart_getnumber = 1;
                    uart_i = 0;
                    uart_puts_P(PSTR("SETPOINT:"));
     790:	0f 2e       	mov	r0, r31
     792:	f9 e5       	ldi	r31, 0x59	; 89
     794:	6f 2e       	mov	r6, r31
     796:	f1 e0       	ldi	r31, 0x01	; 1
     798:	7f 2e       	mov	r7, r31
     79a:	f0 2d       	mov	r31, r0
                    uart_puts_P(PSTR("PWM: "));
                    uart_puti(DEBUG_mcdrv_getduty());
                    uart_puts_P(PSTR("\r\n"));
                    break;
                case ' ':
                    uart_puts_P(PSTR("RPM: "));
     79c:	0f 2e       	mov	r0, r31
     79e:	ff e6       	ldi	r31, 0x6F	; 111
     7a0:	4f 2e       	mov	r4, r31
     7a2:	f1 e0       	ldi	r31, 0x01	; 1
     7a4:	5f 2e       	mov	r5, r31
     7a6:	f0 2d       	mov	r31, r0
                    uart_puti(DEBUG_mcdrv_getmeasuredrpm());
                    uart_puts_P(PSTR(" / SET: "));
     7a8:	0f 2e       	mov	r0, r31
     7aa:	f6 e6       	ldi	r31, 0x66	; 102
     7ac:	2f 2e       	mov	r2, r31
     7ae:	f1 e0       	ldi	r31, 0x01	; 1
     7b0:	3f 2e       	mov	r3, r31
     7b2:	f0 2d       	mov	r31, r0
     7b4:	01 c0       	rjmp	.+2      	; 0x7b8 <main+0xec>
    // enable interrupts
    sei();


    // configuration for autostart
    SWT2_setdelayms(1000);
     7b6:	00 e0       	ldi	r16, 0x00	; 0
    
    while (1) {

        uart_task();
     7b8:	0e 94 ba 01 	call	0x374	; 0x374 <uart_task>
      
        if (SWT1_timeout()) {
     7bc:	88 81       	ld	r24, Y
     7be:	99 81       	ldd	r25, Y+1	; 0x01
     7c0:	89 2b       	or	r24, r25
     7c2:	b9 f4       	brne	.+46     	; 0x7f2 <main+0x126>
            SWT1_setdelayms(10);
     7c4:	88 e2       	ldi	r24, 0x28	; 40
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	99 83       	std	Y+1, r25	; 0x01
     7ca:	88 83       	st	Y, r24

            mc_task();
     7cc:	0e 94 f5 08 	call	0x11ea	; 0x11ea <mc_task>
            
            // status led handling
            LED(DEBUG_mcdrv_getstate()==MC_LOCKED);
     7d0:	0e 94 95 05 	call	0xb2a	; 0xb2a <DEBUG_mcdrv_getstate>
     7d4:	85 30       	cpi	r24, 0x05	; 5
     7d6:	39 f4       	brne	.+14     	; 0x7e6 <main+0x11a>
     7d8:	e5 e2       	ldi	r30, 0x25	; 37
     7da:	f0 e0       	ldi	r31, 0x00	; 0
     7dc:	80 81       	ld	r24, Z
     7de:	80 61       	ori	r24, 0x10	; 16
     7e0:	80 83       	st	Z, r24
     7e2:	e0 81       	ld	r30, Z
     7e4:	06 c0       	rjmp	.+12     	; 0x7f2 <main+0x126>
     7e6:	e5 e2       	ldi	r30, 0x25	; 37
     7e8:	f0 e0       	ldi	r31, 0x00	; 0
     7ea:	80 81       	ld	r24, Z
     7ec:	8f 7e       	andi	r24, 0xEF	; 239
     7ee:	80 83       	st	Z, r24
     7f0:	e0 81       	ld	r30, Z
        }

        mcsensor_calc();
     7f2:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mcsensor_calc>

        // me-shell
        if (uart_received()) {
     7f6:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <uart_received>
     7fa:	88 23       	and	r24, r24
     7fc:	e9 f2       	breq	.-70     	; 0x7b8 <main+0xec>
            cmd = uart_getc();
     7fe:	0e 94 ee 01 	call	0x3dc	; 0x3dc <uart_getc>
     802:	18 2f       	mov	r17, r24

            if (uart_getnumber) {
     804:	00 23       	and	r16, r16
     806:	09 f4       	brne	.+2      	; 0x80a <main+0x13e>
     808:	46 c0       	rjmp	.+140    	; 0x896 <main+0x1ca>
                uart_putc(cmd);
     80a:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
                if (cmd == '\r') {
     80e:	1d 30       	cpi	r17, 0x0D	; 13
     810:	39 f5       	brne	.+78     	; 0x860 <main+0x194>
                    uart_putc('\n');
     812:	8a e0       	ldi	r24, 0x0A	; 10
     814:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
                    switch (uart_getnumber) {
     818:	01 30       	cpi	r16, 0x01	; 1
     81a:	19 f0       	breq	.+6      	; 0x822 <main+0x156>
     81c:	02 30       	cpi	r16, 0x02	; 2
     81e:	59 f6       	brne	.-106    	; 0x7b6 <main+0xea>
     820:	10 c0       	rjmp	.+32     	; 0x842 <main+0x176>
                        case 1:                            
                            // set set_speed
                            uart_puts_P(PSTR("NEW SPEED:"));
     822:	8a ea       	ldi	r24, 0xAA	; 170
     824:	92 e0       	ldi	r25, 0x02	; 2
     826:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                            uart_puti(uart_i);
     82a:	c7 01       	movw	r24, r14
     82c:	0e 94 15 02 	call	0x42a	; 0x42a <uart_puti>
                            mcdrv_setspeed(uart_i);
     830:	c7 01       	movw	r24, r14
     832:	0e 94 b5 05 	call	0xb6a	; 0xb6a <mcdrv_setspeed>
                            uart_puts_P(PSTR("\r\n"));
     836:	87 ea       	ldi	r24, 0xA7	; 167
     838:	92 e0       	ldi	r25, 0x02	; 2
     83a:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     83e:	00 e0       	ldi	r16, 0x00	; 0
     840:	bb cf       	rjmp	.-138    	; 0x7b8 <main+0xec>
                            break;
                        case 2:
                            // set scref
                            uart_puts_P(PSTR("NEW SCREV:"));
     842:	8c e9       	ldi	r24, 0x9C	; 156
     844:	92 e0       	ldi	r25, 0x02	; 2
     846:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                            uart_puti(uart_i);
     84a:	c7 01       	movw	r24, r14
     84c:	0e 94 15 02 	call	0x42a	; 0x42a <uart_puti>
                            DAC_set((unsigned char)uart_i);
     850:	e0 92 92 00 	sts	0x0092, r14
                            uart_puts_P(PSTR("\r\n"));
     854:	89 e9       	ldi	r24, 0x99	; 153
     856:	92 e0       	ldi	r25, 0x02	; 2
     858:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     85c:	00 e0       	ldi	r16, 0x00	; 0
     85e:	ac cf       	rjmp	.-168    	; 0x7b8 <main+0xec>
                            break;
                    }
                    uart_getnumber = 0;
                    continue;
                } else if (cmd >= '0' && cmd <= '9') {
     860:	81 2f       	mov	r24, r17
     862:	80 53       	subi	r24, 0x30	; 48
     864:	8a 30       	cpi	r24, 0x0A	; 10
     866:	88 f4       	brcc	.+34     	; 0x88a <main+0x1be>
                    uart_i *= 10;
                    uart_i += cmd-'0';
     868:	c7 01       	movw	r24, r14
     86a:	88 0f       	add	r24, r24
     86c:	99 1f       	adc	r25, r25
     86e:	97 01       	movw	r18, r14
     870:	22 0f       	add	r18, r18
     872:	33 1f       	adc	r19, r19
     874:	22 0f       	add	r18, r18
     876:	33 1f       	adc	r19, r19
     878:	22 0f       	add	r18, r18
     87a:	33 1f       	adc	r19, r19
     87c:	82 0f       	add	r24, r18
     87e:	93 1f       	adc	r25, r19
     880:	c0 97       	sbiw	r24, 0x30	; 48
     882:	7c 01       	movw	r14, r24
     884:	e1 0e       	add	r14, r17
     886:	f1 1c       	adc	r15, r1
     888:	06 c0       	rjmp	.+12     	; 0x896 <main+0x1ca>
                } else {
                    uart_getnumber = 0;
                    uart_puts_P(PSTR("ERR\r\n"));
     88a:	83 e9       	ldi	r24, 0x93	; 147
     88c:	92 e0       	ldi	r25, 0x02	; 2
     88e:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     892:	00 e0       	ldi	r16, 0x00	; 0
     894:	91 cf       	rjmp	.-222    	; 0x7b8 <main+0xec>
                    continue;
                }
            }

            
            switch (cmd) {
     896:	81 2f       	mov	r24, r17
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	fc 01       	movw	r30, r24
     89c:	b0 97       	sbiw	r30, 0x20	; 32
     89e:	e7 35       	cpi	r30, 0x57	; 87
     8a0:	f1 05       	cpc	r31, r1
     8a2:	08 f0       	brcs	.+2      	; 0x8a6 <main+0x1da>
     8a4:	89 cf       	rjmp	.-238    	; 0x7b8 <main+0xec>
     8a6:	e2 5c       	subi	r30, 0xC2	; 194
     8a8:	ff 4f       	sbci	r31, 0xFF	; 255
     8aa:	ee 0f       	add	r30, r30
     8ac:	ff 1f       	adc	r31, r31
     8ae:	05 90       	lpm	r0, Z+
     8b0:	f4 91       	lpm	r31, Z+
     8b2:	e0 2d       	mov	r30, r0
     8b4:	09 94       	ijmp
                case 'r':
                    uart_puts_P(PSTR("RUN (clockwise)\r\n"));
     8b6:	81 e8       	ldi	r24, 0x81	; 129
     8b8:	92 e0       	ldi	r25, 0x02	; 2
     8ba:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    mcdrv_stop();
     8be:	0e 94 06 07 	call	0xe0c	; 0xe0c <mcdrv_stop>
                    mcdrv_reset();
     8c2:	0e 94 2b 06 	call	0xc56	; 0xc56 <mcdrv_reset>
                    mcsensor_reset();                    
     8c6:	0e 94 a2 09 	call	0x1344	; 0x1344 <mcsensor_reset>
                    ATA6844_ncoast(1);
     8ca:	e5 e2       	ldi	r30, 0x25	; 37
     8cc:	f0 e0       	ldi	r31, 0x00	; 0
     8ce:	80 81       	ld	r24, Z
     8d0:	88 60       	ori	r24, 0x08	; 8
     8d2:	80 83       	st	Z, r24
                    mcdrv_start(DIR_CW);
     8d4:	80 e0       	ldi	r24, 0x00	; 0
     8d6:	0e 94 d3 06 	call	0xda6	; 0xda6 <mcdrv_start>
     8da:	6e cf       	rjmp	.-292    	; 0x7b8 <main+0xec>
                    break;
                case 'R':
                    uart_puts_P(PSTR("RUN (counterclockwise)\r\n"));
     8dc:	88 e6       	ldi	r24, 0x68	; 104
     8de:	92 e0       	ldi	r25, 0x02	; 2
     8e0:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    mcdrv_stop();
     8e4:	0e 94 06 07 	call	0xe0c	; 0xe0c <mcdrv_stop>
                    mcdrv_reset();
     8e8:	0e 94 2b 06 	call	0xc56	; 0xc56 <mcdrv_reset>
                    mcsensor_reset();
     8ec:	0e 94 a2 09 	call	0x1344	; 0x1344 <mcsensor_reset>
                    ATA6844_ncoast(1);
     8f0:	e5 e2       	ldi	r30, 0x25	; 37
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	80 81       	ld	r24, Z
     8f6:	88 60       	ori	r24, 0x08	; 8
     8f8:	80 83       	st	Z, r24
                    mcdrv_start(DIR_CCW);
     8fa:	81 e0       	ldi	r24, 0x01	; 1
     8fc:	0e 94 d3 06 	call	0xda6	; 0xda6 <mcdrv_start>
     900:	5b cf       	rjmp	.-330    	; 0x7b8 <main+0xec>
                    break;
                case 's':
                    uart_puts_P(PSTR("STOP\r\n"));
     902:	81 e6       	ldi	r24, 0x61	; 97
     904:	92 e0       	ldi	r25, 0x02	; 2
     906:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    mcdrv_stop();                    
     90a:	0e 94 06 07 	call	0xe0c	; 0xe0c <mcdrv_stop>
     90e:	54 cf       	rjmp	.-344    	; 0x7b8 <main+0xec>
                    break;
                case 'd':
                    uart_puts_P(PSTR("DEBUG on\r\n"));
     910:	86 e5       	ldi	r24, 0x56	; 86
     912:	92 e0       	ldi	r25, 0x02	; 2
     914:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    DEBUG_enable(1);
     918:	81 e0       	ldi	r24, 0x01	; 1
     91a:	0e 94 92 05 	call	0xb24	; 0xb24 <DEBUG_enable>
     91e:	4c cf       	rjmp	.-360    	; 0x7b8 <main+0xec>
                    break;
                case 'D':
                    uart_puts_P(PSTR("DEBUG off\r\n"));
     920:	8a e4       	ldi	r24, 0x4A	; 74
     922:	92 e0       	ldi	r25, 0x02	; 2
     924:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    DEBUG_enable(0);
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	0e 94 92 05 	call	0xb24	; 0xb24 <DEBUG_enable>
     92e:	44 cf       	rjmp	.-376    	; 0x7b8 <main+0xec>
                    break;
                case '?':                    
                    uart_puts_P(PSTR("DG3: "));
     930:	84 e4       	ldi	r24, 0x44	; 68
     932:	92 e0       	ldi	r25, 0x02	; 2
     934:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_putc(((ATA6844_getdg()&DG3)?('1'):('0')));
     938:	33 99       	sbic	0x06, 3	; 6
     93a:	02 c0       	rjmp	.+4      	; 0x940 <__stack+0x41>
     93c:	80 e3       	ldi	r24, 0x30	; 48
     93e:	01 c0       	rjmp	.+2      	; 0x942 <__stack+0x43>
     940:	81 e3       	ldi	r24, 0x31	; 49
     942:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
                    uart_puts_P(PSTR(" (Overtemperature)\r\n"));
     946:	8f e2       	ldi	r24, 0x2F	; 47
     948:	92 e0       	ldi	r25, 0x02	; 2
     94a:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_puts_P(PSTR("DG2: "));
     94e:	89 e2       	ldi	r24, 0x29	; 41
     950:	92 e0       	ldi	r25, 0x02	; 2
     952:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_putc(((ATA6844_getdg()&DG2)?('1'):('0')));
     956:	32 99       	sbic	0x06, 2	; 6
     958:	02 c0       	rjmp	.+4      	; 0x95e <__stack+0x5f>
     95a:	80 e3       	ldi	r24, 0x30	; 48
     95c:	01 c0       	rjmp	.+2      	; 0x960 <__stack+0x61>
     95e:	81 e3       	ldi	r24, 0x31	; 49
     960:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
                    uart_puts_P(PSTR(" (Voltage)\r\n"));
     964:	8c e1       	ldi	r24, 0x1C	; 28
     966:	92 e0       	ldi	r25, 0x02	; 2
     968:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_puts_P(PSTR("DG1: "));
     96c:	86 e1       	ldi	r24, 0x16	; 22
     96e:	92 e0       	ldi	r25, 0x02	; 2
     970:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_putc(((ATA6844_getdg()&DG1)?('1'):('0')));
     974:	31 99       	sbic	0x06, 1	; 6
     976:	02 c0       	rjmp	.+4      	; 0x97c <__stack+0x7d>
     978:	80 e3       	ldi	r24, 0x30	; 48
     97a:	01 c0       	rjmp	.+2      	; 0x97e <__stack+0x7f>
     97c:	81 e3       	ldi	r24, 0x31	; 49
     97e:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <uart_putc>
                    uart_puts_P(PSTR(" (Shortcircuit)\r\n"));
     982:	84 e0       	ldi	r24, 0x04	; 4
     984:	92 e0       	ldi	r25, 0x02	; 2
     986:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     98a:	16 cf       	rjmp	.-468    	; 0x7b8 <main+0xec>
                    break;
                case 'l':
                    uart_puts_P(PSTR("Force state MC_LOCKED.\r\n"));
     98c:	8b ee       	ldi	r24, 0xEB	; 235
     98e:	91 e0       	ldi	r25, 0x01	; 1
     990:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    DEBUG_mcdrv_setstate(MC_LOCKED);
     994:	85 e0       	ldi	r24, 0x05	; 5
     996:	0e 94 98 05 	call	0xb30	; 0xb30 <DEBUG_mcdrv_setstate>
     99a:	0e cf       	rjmp	.-484    	; 0x7b8 <main+0xec>
                    break;
                case 'p':
                    uart_puts_P(PSTR("Force state MC_PRELOCKED1.\r\n"));
     99c:	8e ec       	ldi	r24, 0xCE	; 206
     99e:	91 e0       	ldi	r25, 0x01	; 1
     9a0:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    DEBUG_mcdrv_setstate(MC_PRELOCKED1);
     9a4:	82 e0       	ldi	r24, 0x02	; 2
     9a6:	0e 94 98 05 	call	0xb30	; 0xb30 <DEBUG_mcdrv_setstate>
     9aa:	06 cf       	rjmp	.-500    	; 0x7b8 <main+0xec>
                    break;
                case 'i':
                    uart_puts_P(PSTR("Enable AC interrupts.\r\n"));
     9ac:	86 eb       	ldi	r24, 0xB6	; 182
     9ae:	91 e0       	ldi	r25, 0x01	; 1
     9b0:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    AC_clearflags();
     9b4:	e0 e5       	ldi	r30, 0x50	; 80
     9b6:	f0 e0       	ldi	r31, 0x00	; 0
     9b8:	80 81       	ld	r24, Z
     9ba:	80 67       	ori	r24, 0x70	; 112
     9bc:	80 83       	st	Z, r24
                    AC0_ie(1);
     9be:	e4 e9       	ldi	r30, 0x94	; 148
     9c0:	f0 e0       	ldi	r31, 0x00	; 0
     9c2:	80 81       	ld	r24, Z
     9c4:	80 64       	ori	r24, 0x40	; 64
     9c6:	80 83       	st	Z, r24
                    AC1_ie(1);
     9c8:	e5 e9       	ldi	r30, 0x95	; 149
     9ca:	f0 e0       	ldi	r31, 0x00	; 0
     9cc:	80 81       	ld	r24, Z
     9ce:	80 64       	ori	r24, 0x40	; 64
     9d0:	80 83       	st	Z, r24
                    AC2_ie(1);
     9d2:	e6 e9       	ldi	r30, 0x96	; 150
     9d4:	f0 e0       	ldi	r31, 0x00	; 0
     9d6:	80 81       	ld	r24, Z
     9d8:	80 64       	ori	r24, 0x40	; 64
     9da:	80 83       	st	Z, r24
     9dc:	ed ce       	rjmp	.-550    	; 0x7b8 <main+0xec>
                    break;
                case 'I':
                    uart_puts_P(PSTR("Disable AC interrupts.\r\n"));
     9de:	8d e9       	ldi	r24, 0x9D	; 157
     9e0:	91 e0       	ldi	r25, 0x01	; 1
     9e2:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    AC0_ie(0);
     9e6:	e4 e9       	ldi	r30, 0x94	; 148
     9e8:	f0 e0       	ldi	r31, 0x00	; 0
     9ea:	80 81       	ld	r24, Z
     9ec:	8f 7b       	andi	r24, 0xBF	; 191
     9ee:	80 83       	st	Z, r24
                    AC1_ie(0);
     9f0:	e5 e9       	ldi	r30, 0x95	; 149
     9f2:	f0 e0       	ldi	r31, 0x00	; 0
     9f4:	80 81       	ld	r24, Z
     9f6:	8f 7b       	andi	r24, 0xBF	; 191
     9f8:	80 83       	st	Z, r24
                    AC2_ie(0);
     9fa:	e6 e9       	ldi	r30, 0x96	; 150
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	80 81       	ld	r24, Z
     a00:	8f 7b       	andi	r24, 0xBF	; 191
     a02:	80 83       	st	Z, r24
     a04:	d9 ce       	rjmp	.-590    	; 0x7b8 <main+0xec>
                    break;
                case '+':
                    DEBUG_mcdrv_setdelay(DEBUG_mcdrv_getdelay()+1);
     a06:	0e 94 9b 05 	call	0xb36	; 0xb36 <DEBUG_mcdrv_getdelay>
     a0a:	01 96       	adiw	r24, 0x01	; 1
     a0c:	0e 94 a2 05 	call	0xb44	; 0xb44 <DEBUG_mcdrv_setdelay>
                    uart_puts_P(PSTR("DELAY: "));
     a10:	85 e9       	ldi	r24, 0x95	; 149
     a12:	91 e0       	ldi	r25, 0x01	; 1
     a14:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_puti(DEBUG_mcdrv_getdelay());
     a18:	0e 94 9b 05 	call	0xb36	; 0xb36 <DEBUG_mcdrv_getdelay>
     a1c:	0e 94 15 02 	call	0x42a	; 0x42a <uart_puti>
                    uart_puts_P(PSTR("\r\n"));
     a20:	82 e9       	ldi	r24, 0x92	; 146
     a22:	91 e0       	ldi	r25, 0x01	; 1
     a24:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     a28:	c7 ce       	rjmp	.-626    	; 0x7b8 <main+0xec>
                    break;
                case '-':
                    DEBUG_mcdrv_setdelay(DEBUG_mcdrv_getdelay()-1);
     a2a:	0e 94 9b 05 	call	0xb36	; 0xb36 <DEBUG_mcdrv_getdelay>
     a2e:	01 97       	sbiw	r24, 0x01	; 1
     a30:	0e 94 a2 05 	call	0xb44	; 0xb44 <DEBUG_mcdrv_setdelay>
                    uart_puts_P(PSTR("DELAY: "));
     a34:	8a e8       	ldi	r24, 0x8A	; 138
     a36:	91 e0       	ldi	r25, 0x01	; 1
     a38:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_puti(DEBUG_mcdrv_getdelay());
     a3c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DEBUG_mcdrv_getdelay>
     a40:	0e 94 15 02 	call	0x42a	; 0x42a <uart_puti>
                    uart_puts_P(PSTR("\r\n"));
     a44:	87 e8       	ldi	r24, 0x87	; 135
     a46:	91 e0       	ldi	r25, 0x01	; 1
     a48:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     a4c:	b5 ce       	rjmp	.-662    	; 0x7b8 <main+0xec>
                    break;
                case '*':
                    mcdrv_setdutycycle(DEBUG_mcdrv_getduty()+1);
     a4e:	0e 94 ae 05 	call	0xb5c	; 0xb5c <DEBUG_mcdrv_getduty>
     a52:	01 96       	adiw	r24, 0x01	; 1
     a54:	0e 94 c1 05 	call	0xb82	; 0xb82 <mcdrv_setdutycycle>
                    uart_puts_P(PSTR("PWM: "));
     a58:	81 e8       	ldi	r24, 0x81	; 129
     a5a:	91 e0       	ldi	r25, 0x01	; 1
     a5c:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_puti(DEBUG_mcdrv_getduty());
     a60:	0e 94 ae 05 	call	0xb5c	; 0xb5c <DEBUG_mcdrv_getduty>
     a64:	0e 94 15 02 	call	0x42a	; 0x42a <uart_puti>
                    uart_puts_P(PSTR("\r\n"));
     a68:	8e e7       	ldi	r24, 0x7E	; 126
     a6a:	91 e0       	ldi	r25, 0x01	; 1
     a6c:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     a70:	a3 ce       	rjmp	.-698    	; 0x7b8 <main+0xec>
                    break;
                case '_':
                    mcdrv_setdutycycle(DEBUG_mcdrv_getduty()-1);
     a72:	0e 94 ae 05 	call	0xb5c	; 0xb5c <DEBUG_mcdrv_getduty>
     a76:	01 97       	sbiw	r24, 0x01	; 1
     a78:	0e 94 c1 05 	call	0xb82	; 0xb82 <mcdrv_setdutycycle>
                    uart_puts_P(PSTR("PWM: "));
     a7c:	88 e7       	ldi	r24, 0x78	; 120
     a7e:	91 e0       	ldi	r25, 0x01	; 1
     a80:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_puti(DEBUG_mcdrv_getduty());
     a84:	0e 94 ae 05 	call	0xb5c	; 0xb5c <DEBUG_mcdrv_getduty>
     a88:	0e 94 15 02 	call	0x42a	; 0x42a <uart_puti>
                    uart_puts_P(PSTR("\r\n"));
     a8c:	85 e7       	ldi	r24, 0x75	; 117
     a8e:	91 e0       	ldi	r25, 0x01	; 1
     a90:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     a94:	91 ce       	rjmp	.-734    	; 0x7b8 <main+0xec>
                    break;
                case ' ':
                    uart_puts_P(PSTR("RPM: "));
     a96:	c2 01       	movw	r24, r4
     a98:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_puti(DEBUG_mcdrv_getmeasuredrpm());
     a9c:	0e 94 a7 05 	call	0xb4e	; 0xb4e <DEBUG_mcdrv_getmeasuredrpm>
     aa0:	0e 94 15 02 	call	0x42a	; 0x42a <uart_puti>
                    uart_puts_P(PSTR(" / SET: "));
     aa4:	c1 01       	movw	r24, r2
     aa6:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
                    uart_puti(mcdrv_getsetspeed());
     aaa:	0e 94 ba 05 	call	0xb74	; 0xb74 <mcdrv_getsetspeed>
     aae:	0e 94 15 02 	call	0x42a	; 0x42a <uart_puti>
                    uart_puts_P(PSTR("\r\n"));
     ab2:	83 e6       	ldi	r24, 0x63	; 99
     ab4:	91 e0       	ldi	r25, 0x01	; 1
     ab6:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     aba:	7e ce       	rjmp	.-772    	; 0x7b8 <main+0xec>
                    break;
                case 'S':
                    uart_getnumber = 1;
                    uart_i = 0;
                    uart_puts_P(PSTR("SETPOINT:"));
     abc:	c3 01       	movw	r24, r6
     abe:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     ac2:	01 e0       	ldi	r16, 0x01	; 1
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	77 ce       	rjmp	.-786    	; 0x7b8 <main+0xec>
                    break;
                case 'v':
                    uart_getnumber = 2;
                    uart_i = 0;
                    uart_puts_P(PSTR("SCREF ():"));
     aca:	c4 01       	movw	r24, r8
     acc:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     ad0:	02 e0       	ldi	r16, 0x02	; 2
     ad2:	ee 24       	eor	r14, r14
     ad4:	ff 24       	eor	r15, r15
     ad6:	70 ce       	rjmp	.-800    	; 0x7b8 <main+0xec>
                    break;
                case 'c':
                    // emergency shutdown of motor
                    ATA6844_ncoast(0);
     ad8:	e5 e2       	ldi	r30, 0x25	; 37
     ada:	f0 e0       	ldi	r31, 0x00	; 0
     adc:	80 81       	ld	r24, Z
     ade:	87 7f       	andi	r24, 0xF7	; 247
     ae0:	80 83       	st	Z, r24
                    mcdrv_stop();
     ae2:	0e 94 06 07 	call	0xe0c	; 0xe0c <mcdrv_stop>
                    uart_puts_P(PSTR("COAST activated.\r\n"));
     ae6:	c5 01       	movw	r24, r10
     ae8:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     aec:	65 ce       	rjmp	.-822    	; 0x7b8 <main+0xec>
                    break;
                case 'C':
                    // release coast
                    ATA6844_ncoast(1);
     aee:	e5 e2       	ldi	r30, 0x25	; 37
     af0:	f0 e0       	ldi	r31, 0x00	; 0
     af2:	80 81       	ld	r24, Z
     af4:	88 60       	ori	r24, 0x08	; 8
     af6:	80 83       	st	Z, r24
                    uart_puts_P(PSTR("COAST released.\r\n"));
     af8:	c6 01       	movw	r24, r12
     afa:	0e 94 04 02 	call	0x408	; 0x408 <uart_puts_P>
     afe:	5c ce       	rjmp	.-840    	; 0x7b8 <main+0xec>

00000b00 <mcdrv_getnexths>:
    \param hs           : current virtual hall sensor
    \return next hall sensor
*/
unsigned char mcdrv_getnexths(unsigned char hs) {
    unsigned char ret = 0;
    hs %= 8;
     b00:	98 2f       	mov	r25, r24
     b02:	97 70       	andi	r25, 0x07	; 7
    if (mc.direction == DIR_CW) {
     b04:	80 91 cc 01 	lds	r24, 0x01CC
     b08:	88 23       	and	r24, r24
     b0a:	31 f4       	brne	.+12     	; 0xb18 <mcdrv_getnexths+0x18>
        ret = pgm_read_byte(nexthall_cw+hs);
     b0c:	e9 ed       	ldi	r30, 0xD9	; 217
     b0e:	f2 e0       	ldi	r31, 0x02	; 2
     b10:	e9 0f       	add	r30, r25
     b12:	f1 1d       	adc	r31, r1
     b14:	84 91       	lpm	r24, Z+
     b16:	08 95       	ret
    } else {
        ret = pgm_read_byte(nexthall_ccw+hs);
     b18:	e1 ee       	ldi	r30, 0xE1	; 225
     b1a:	f2 e0       	ldi	r31, 0x02	; 2
     b1c:	e9 0f       	add	r30, r25
     b1e:	f1 1d       	adc	r31, r1
     b20:	84 91       	lpm	r24, Z+
    }
    return ret;
}
     b22:	08 95       	ret

00000b24 <DEBUG_enable>:
// REMARK: 
// The DEBUG_ functions below are not mandatory for stand alone motor operation
// but they are quite useful for displaying mcdrv data and evaluating motors

void DEBUG_enable(unsigned char en) {   
    debug_mode = en;
     b24:	80 93 27 01 	sts	0x0127, r24
}
     b28:	08 95       	ret

00000b2a <DEBUG_mcdrv_getstate>:

unsigned char DEBUG_mcdrv_getstate(void) {
    return mc.state;
     b2a:	80 91 ca 01 	lds	r24, 0x01CA
}
     b2e:	08 95       	ret

00000b30 <DEBUG_mcdrv_setstate>:

void DEBUG_mcdrv_setstate(unsigned char c) {
    mc.state = c;
     b30:	80 93 ca 01 	sts	0x01CA, r24
}
     b34:	08 95       	ret

00000b36 <DEBUG_mcdrv_getdelay>:

unsigned short DEBUG_mcdrv_getdelay(void) {
    return mc.next_delay;
     b36:	20 91 d3 01 	lds	r18, 0x01D3
     b3a:	30 91 d4 01 	lds	r19, 0x01D4
}
     b3e:	82 2f       	mov	r24, r18
     b40:	93 2f       	mov	r25, r19
     b42:	08 95       	ret

00000b44 <DEBUG_mcdrv_setdelay>:

void DEBUG_mcdrv_setdelay(unsigned short s) {
    mc.next_delay = s;
     b44:	90 93 d4 01 	sts	0x01D4, r25
     b48:	80 93 d3 01 	sts	0x01D3, r24
}
     b4c:	08 95       	ret

00000b4e <DEBUG_mcdrv_getmeasuredrpm>:

unsigned short DEBUG_mcdrv_getmeasuredrpm(void) {
    return mc.U16_measured_speed_rpm;
     b4e:	20 91 dc 01 	lds	r18, 0x01DC
     b52:	30 91 dd 01 	lds	r19, 0x01DD
}
     b56:	82 2f       	mov	r24, r18
     b58:	93 2f       	mov	r25, r19
     b5a:	08 95       	ret

00000b5c <DEBUG_mcdrv_getduty>:

unsigned short DEBUG_mcdrv_getduty(void) {
    return mc.dutycycle;
     b5c:	20 91 cd 01 	lds	r18, 0x01CD
     b60:	30 91 ce 01 	lds	r19, 0x01CE
}   
     b64:	82 2f       	mov	r24, r18
     b66:	93 2f       	mov	r25, r19
     b68:	08 95       	ret

00000b6a <mcdrv_setspeed>:
    set setpoint for pi regulator
    \param s            : setpoint in RPM
    \return none
*/
void mcdrv_setspeed(unsigned short s) {
    mc.setspeed = s;
     b6a:	90 93 d0 01 	sts	0x01D0, r25
     b6e:	80 93 cf 01 	sts	0x01CF, r24
} 
     b72:	08 95       	ret

00000b74 <mcdrv_getsetspeed>:
    get setpoint for pi regulator
    \param none
    \return setpoint in RPM
*/
unsigned short mcdrv_getsetspeed(void) {
    return mc.setspeed;
     b74:	20 91 cf 01 	lds	r18, 0x01CF
     b78:	30 91 d0 01 	lds	r19, 0x01D0
}
     b7c:	82 2f       	mov	r24, r18
     b7e:	93 2f       	mov	r25, r19
     b80:	08 95       	ret

00000b82 <mcdrv_setdutycycle>:
    set duty cycle
    \param d            : new duty cylce
    \return none
*/
void mcdrv_setdutycycle(unsigned short d) {
    if (d >= DUTY_MAX)
     b82:	23 e0       	ldi	r18, 0x03	; 3
     b84:	88 3e       	cpi	r24, 0xE8	; 232
     b86:	92 07       	cpc	r25, r18
     b88:	38 f0       	brcs	.+14     	; 0xb98 <mcdrv_setdutycycle+0x16>
        mc.dutycycle = DUTY_MAX;
     b8a:	88 ee       	ldi	r24, 0xE8	; 232
     b8c:	93 e0       	ldi	r25, 0x03	; 3
     b8e:	90 93 ce 01 	sts	0x01CE, r25
     b92:	80 93 cd 01 	sts	0x01CD, r24
     b96:	08 95       	ret
    else if (d <= DUTY_MIN) 
     b98:	8b 30       	cpi	r24, 0x0B	; 11
     b9a:	91 05       	cpc	r25, r1
     b9c:	38 f4       	brcc	.+14     	; 0xbac <mcdrv_setdutycycle+0x2a>
        mc.dutycycle = DUTY_MIN;
     b9e:	8a e0       	ldi	r24, 0x0A	; 10
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	90 93 ce 01 	sts	0x01CE, r25
     ba6:	80 93 cd 01 	sts	0x01CD, r24
     baa:	08 95       	ret
    else 
        mc.dutycycle = d;
     bac:	90 93 ce 01 	sts	0x01CE, r25
     bb0:	80 93 cd 01 	sts	0x01CD, r24
     bb4:	08 95       	ret

00000bb6 <mcdrv_configure>:
    \param none
    \return none
*/
void mcdrv_configure(void) {
    // init PLL 64MHz
    PLL_start64();
     bb6:	86 e0       	ldi	r24, 0x06	; 6
     bb8:	89 bd       	out	0x29, r24	; 41
    // wait until pll is locked
    while (!PLL_islocked());
     bba:	e9 e4       	ldi	r30, 0x49	; 73
     bbc:	f0 e0       	ldi	r31, 0x00	; 0
     bbe:	80 81       	ld	r24, Z
     bc0:	80 ff       	sbrs	r24, 0
     bc2:	fd cf       	rjmp	.-6      	; 0xbbe <mcdrv_configure+0x8>

    // init PSC     
    POCR0RA = 0;              // register not used in center aligned mode     
     bc4:	10 92 a3 00 	sts	0x00A3, r1
     bc8:	10 92 a2 00 	sts	0x00A2, r1
    POCR1RA = 0;              // register not used in center aligned mode      
     bcc:	10 92 a9 00 	sts	0x00A9, r1
     bd0:	10 92 a8 00 	sts	0x00A8, r1
    POCR2RA = 0;              // register not used in center aligned mode
     bd4:	10 92 af 00 	sts	0x00AF, r1
     bd8:	10 92 ae 00 	sts	0x00AE, r1

    // initial values for psc registers
    POCR_RB = 0x03FF;
     bdc:	8f ef       	ldi	r24, 0xFF	; 255
     bde:	93 e0       	ldi	r25, 0x03	; 3
     be0:	90 93 b3 00 	sts	0x00B3, r25
     be4:	80 93 b2 00 	sts	0x00B2, r24

    POCR0SA = 0x0000;        
     be8:	10 92 a1 00 	sts	0x00A1, r1
     bec:	10 92 a0 00 	sts	0x00A0, r1
    POCR1SA = 0x0000;
     bf0:	10 92 a7 00 	sts	0x00A7, r1
     bf4:	10 92 a6 00 	sts	0x00A6, r1
    POCR2SA = 0x0000;
     bf8:	10 92 ad 00 	sts	0x00AD, r1
     bfc:	10 92 ac 00 	sts	0x00AC, r1
    POCR0SB = 0x0000;    
     c00:	10 92 a5 00 	sts	0x00A5, r1
     c04:	10 92 a4 00 	sts	0x00A4, r1
    POCR1SB = 0x0000;
     c08:	10 92 ab 00 	sts	0x00AB, r1
     c0c:	10 92 aa 00 	sts	0x00AA, r1
    POCR2SB = 0x0000;
     c10:	10 92 b1 00 	sts	0x00B1, r1
     c14:	10 92 b0 00 	sts	0x00B0, r1
#ifdef _DEBUG_ATA6834
    // ata6834
    PCNF |= (1<<POPA);
#else
    // ata6844
    PCNF |= (0<<POPA);
     c18:	e5 eb       	ldi	r30, 0xB5	; 181
     c1a:	f0 e0       	ldi	r31, 0x00	; 0
     c1c:	80 81       	ld	r24, Z
     c1e:	80 83       	st	Z, r24
#endif
    PCNF |= (1<<POPB);
     c20:	80 81       	ld	r24, Z
     c22:	88 60       	ori	r24, 0x08	; 8
     c24:	80 83       	st	Z, r24

    // center aligned mode, PSC output high active
    PCNF |= (1<<PMODE);
     c26:	80 81       	ld	r24, Z
     c28:	80 61       	ori	r24, 0x10	; 16
     c2a:	80 83       	st	Z, r24
    // start PSC, 64MHz source, no prescaler
    PCTL |= /*(1<<PRUN)|*/(1<<PCLKSEL)|(0<<PPRE1)|(0<<PPRE0);
     c2c:	e7 eb       	ldi	r30, 0xB7	; 183
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	80 81       	ld	r24, Z
     c32:	80 62       	ori	r24, 0x20	; 32
     c34:	80 83       	st	Z, r24

    // disable overlap function
    PMIC0 |= (1<<POVEN0);
     c36:	e8 eb       	ldi	r30, 0xB8	; 184
     c38:	f0 e0       	ldi	r31, 0x00	; 0
     c3a:	80 81       	ld	r24, Z
     c3c:	80 68       	ori	r24, 0x80	; 128
     c3e:	80 83       	st	Z, r24
    PMIC1 |= (1<<POVEN1);
     c40:	e9 eb       	ldi	r30, 0xB9	; 185
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	80 68       	ori	r24, 0x80	; 128
     c48:	80 83       	st	Z, r24
    PMIC2 |= (1<<POVEN2);
     c4a:	ea eb       	ldi	r30, 0xBA	; 186
     c4c:	f0 e0       	ldi	r31, 0x00	; 0
     c4e:	80 81       	ld	r24, Z
     c50:	80 68       	ori	r24, 0x80	; 128
     c52:	80 83       	st	Z, r24
}
     c54:	08 95       	ret

00000c56 <mcdrv_reset>:
    reset of mc state machine / restore default values
    \param none
    \return none
*/
void mcdrv_reset(void) {
    mc.state = MC_UNLOCKED;
     c56:	aa ec       	ldi	r26, 0xCA	; 202
     c58:	b1 e0       	ldi	r27, 0x01	; 1
     c5a:	fd 01       	movw	r30, r26
     c5c:	11 92       	st	Z+, r1
    mc.com_hs = HS_101;
     c5e:	85 e0       	ldi	r24, 0x05	; 5
     c60:	80 83       	st	Z, r24
    mc.direction = DIR_CW;
     c62:	fd 01       	movw	r30, r26
     c64:	32 96       	adiw	r30, 0x02	; 2
     c66:	10 82       	st	Z, r1
    mc.dutycycle = DEF_DUTYCYCLE;
     c68:	fd 01       	movw	r30, r26
     c6a:	33 96       	adiw	r30, 0x03	; 3
     c6c:	88 ec       	ldi	r24, 0xC8	; 200
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	91 83       	std	Z+1, r25	; 0x01
     c72:	80 83       	st	Z, r24
    mc.setspeed = DEF_SETSPEED;
     c74:	fd 01       	movw	r30, r26
     c76:	35 96       	adiw	r30, 0x05	; 5
     c78:	8c ed       	ldi	r24, 0xDC	; 220
     c7a:	95 e0       	ldi	r25, 0x05	; 5
     c7c:	91 83       	std	Z+1, r25	; 0x01
     c7e:	80 83       	st	Z, r24
    mc.current_delay = DEF_DELAY;
     c80:	fd 01       	movw	r30, r26
     c82:	37 96       	adiw	r30, 0x07	; 7
     c84:	8c eb       	ldi	r24, 0xBC	; 188
     c86:	92 e0       	ldi	r25, 0x02	; 2
     c88:	91 83       	std	Z+1, r25	; 0x01
     c8a:	80 83       	st	Z, r24
    mc.next_delay = DEF_DELAY;
     c8c:	fd 01       	movw	r30, r26
     c8e:	39 96       	adiw	r30, 0x09	; 9
     c90:	91 83       	std	Z+1, r25	; 0x01
     c92:	80 83       	st	Z, r24
    mc.setpoint_delay = DEF_SETPOINTDELAY;
     c94:	fd 01       	movw	r30, r26
     c96:	3b 96       	adiw	r30, 0x0b	; 11
     c98:	80 e9       	ldi	r24, 0x90	; 144
     c9a:	91 e0       	ldi	r25, 0x01	; 1
     c9c:	91 83       	std	Z+1, r25	; 0x01
     c9e:	80 83       	st	Z, r24
    mc.timeout_cnt = 0;
     ca0:	fd 01       	movw	r30, r26
     ca2:	3d 96       	adiw	r30, 0x0d	; 13
     ca4:	10 82       	st	Z, r1
    mc.delta4adc = 0;
     ca6:	fd 01       	movw	r30, r26
     ca8:	3e 96       	adiw	r30, 0x0e	; 14
     caa:	11 82       	std	Z+1, r1	; 0x01
     cac:	10 82       	st	Z, r1
    mc.S16_last_speed_error = 0;
     cae:	50 96       	adiw	r26, 0x10	; 16
     cb0:	11 96       	adiw	r26, 0x01	; 1
     cb2:	1c 92       	st	X, r1
     cb4:	1e 92       	st	-X, r1
}
     cb6:	08 95       	ret

00000cb8 <mcdrv_switch_commutation>:
/** \brief mcdrv_switch_commutation
    switch power stage according to rotation direction and current, virtual hall sensor
    \param pos          : virtual hall sensor state
    \return none
*/
void mcdrv_switch_commutation(unsigned char pos) {
     cb8:	28 2f       	mov	r18, r24

    POCR0SA = mc.dutycycle;        
     cba:	ed ec       	ldi	r30, 0xCD	; 205
     cbc:	f1 e0       	ldi	r31, 0x01	; 1
     cbe:	80 81       	ld	r24, Z
     cc0:	91 81       	ldd	r25, Z+1	; 0x01
     cc2:	90 93 a1 00 	sts	0x00A1, r25
     cc6:	80 93 a0 00 	sts	0x00A0, r24
    POCR2SA = mc.dutycycle;
     cca:	80 81       	ld	r24, Z
     ccc:	91 81       	ldd	r25, Z+1	; 0x01
     cce:	90 93 ad 00 	sts	0x00AD, r25
     cd2:	80 93 ac 00 	sts	0x00AC, r24
    POCR1SA = mc.dutycycle;        
     cd6:	80 81       	ld	r24, Z
     cd8:	91 81       	ldd	r25, Z+1	; 0x01
     cda:	90 93 a7 00 	sts	0x00A7, r25
     cde:	80 93 a6 00 	sts	0x00A6, r24
    POCR1SB = 0x000;
     ce2:	10 92 ab 00 	sts	0x00AB, r1
     ce6:	10 92 aa 00 	sts	0x00AA, r1
    POCR0SB = 0x000;      
     cea:	10 92 a5 00 	sts	0x00A5, r1
     cee:	10 92 a4 00 	sts	0x00A4, r1
    POCR2SB = 0x000;
     cf2:	10 92 b1 00 	sts	0x00B1, r1
     cf6:	10 92 b0 00 	sts	0x00B0, r1

    if (mc.direction == DIR_CW) {
     cfa:	31 97       	sbiw	r30, 0x01	; 1
     cfc:	80 81       	ld	r24, Z
     cfe:	88 23       	and	r24, r24
     d00:	51 f5       	brne	.+84     	; 0xd56 <mcdrv_switch_commutation+0x9e>
        switch (pos) {
     d02:	23 30       	cpi	r18, 0x03	; 3
     d04:	21 f1       	breq	.+72     	; 0xd4e <mcdrv_switch_commutation+0x96>
     d06:	24 30       	cpi	r18, 0x04	; 4
     d08:	30 f4       	brcc	.+12     	; 0xd16 <mcdrv_switch_commutation+0x5e>
     d0a:	21 30       	cpi	r18, 0x01	; 1
     d0c:	61 f0       	breq	.+24     	; 0xd26 <mcdrv_switch_commutation+0x6e>
     d0e:	22 30       	cpi	r18, 0x02	; 2
     d10:	09 f0       	breq	.+2      	; 0xd14 <mcdrv_switch_commutation+0x5c>
     d12:	48 c0       	rjmp	.+144    	; 0xda4 <mcdrv_switch_commutation+0xec>
     d14:	18 c0       	rjmp	.+48     	; 0xd46 <mcdrv_switch_commutation+0x8e>
     d16:	25 30       	cpi	r18, 0x05	; 5
     d18:	51 f0       	breq	.+20     	; 0xd2e <mcdrv_switch_commutation+0x76>
     d1a:	25 30       	cpi	r18, 0x05	; 5
     d1c:	60 f0       	brcs	.+24     	; 0xd36 <mcdrv_switch_commutation+0x7e>
     d1e:	26 30       	cpi	r18, 0x06	; 6
     d20:	09 f0       	breq	.+2      	; 0xd24 <mcdrv_switch_commutation+0x6c>
     d22:	40 c0       	rjmp	.+128    	; 0xda4 <mcdrv_switch_commutation+0xec>
     d24:	0c c0       	rjmp	.+24     	; 0xd3e <mcdrv_switch_commutation+0x86>
            case HS_001: Set_Q5Q2(); break;
     d26:	81 e2       	ldi	r24, 0x21	; 33
     d28:	80 93 b6 00 	sts	0x00B6, r24
     d2c:	08 95       	ret
            case HS_101: Set_Q5Q4(); break;
     d2e:	89 e0       	ldi	r24, 0x09	; 9
     d30:	80 93 b6 00 	sts	0x00B6, r24
     d34:	08 95       	ret
            case HS_100: Set_Q1Q4(); break;
     d36:	88 e1       	ldi	r24, 0x18	; 24
     d38:	80 93 b6 00 	sts	0x00B6, r24
     d3c:	08 95       	ret
            case HS_110: Set_Q1Q6(); break;
     d3e:	82 e1       	ldi	r24, 0x12	; 18
     d40:	80 93 b6 00 	sts	0x00B6, r24
     d44:	08 95       	ret
            case HS_010: Set_Q3Q6(); break;
     d46:	86 e0       	ldi	r24, 0x06	; 6
     d48:	80 93 b6 00 	sts	0x00B6, r24
     d4c:	08 95       	ret
            case HS_011: Set_Q3Q2(); break;
     d4e:	84 e2       	ldi	r24, 0x24	; 36
     d50:	80 93 b6 00 	sts	0x00B6, r24
     d54:	08 95       	ret
            default: break;
        }
    } else {
        switch (pos) {
     d56:	23 30       	cpi	r18, 0x03	; 3
     d58:	11 f1       	breq	.+68     	; 0xd9e <mcdrv_switch_commutation+0xe6>
     d5a:	24 30       	cpi	r18, 0x04	; 4
     d5c:	28 f4       	brcc	.+10     	; 0xd68 <mcdrv_switch_commutation+0xb0>
     d5e:	21 30       	cpi	r18, 0x01	; 1
     d60:	51 f0       	breq	.+20     	; 0xd76 <mcdrv_switch_commutation+0xbe>
     d62:	22 30       	cpi	r18, 0x02	; 2
     d64:	f9 f4       	brne	.+62     	; 0xda4 <mcdrv_switch_commutation+0xec>
     d66:	17 c0       	rjmp	.+46     	; 0xd96 <mcdrv_switch_commutation+0xde>
     d68:	25 30       	cpi	r18, 0x05	; 5
     d6a:	49 f0       	breq	.+18     	; 0xd7e <mcdrv_switch_commutation+0xc6>
     d6c:	25 30       	cpi	r18, 0x05	; 5
     d6e:	58 f0       	brcs	.+22     	; 0xd86 <mcdrv_switch_commutation+0xce>
     d70:	26 30       	cpi	r18, 0x06	; 6
     d72:	c1 f4       	brne	.+48     	; 0xda4 <mcdrv_switch_commutation+0xec>
     d74:	0c c0       	rjmp	.+24     	; 0xd8e <mcdrv_switch_commutation+0xd6>
            case HS_001: Set_Q1Q6(); break;
     d76:	82 e1       	ldi	r24, 0x12	; 18
     d78:	80 93 b6 00 	sts	0x00B6, r24
     d7c:	08 95       	ret
            case HS_101: Set_Q3Q6(); break;
     d7e:	86 e0       	ldi	r24, 0x06	; 6
     d80:	80 93 b6 00 	sts	0x00B6, r24
     d84:	08 95       	ret
            case HS_100: Set_Q3Q2(); break;
     d86:	84 e2       	ldi	r24, 0x24	; 36
     d88:	80 93 b6 00 	sts	0x00B6, r24
     d8c:	08 95       	ret
            case HS_110: Set_Q5Q2(); break;
     d8e:	81 e2       	ldi	r24, 0x21	; 33
     d90:	80 93 b6 00 	sts	0x00B6, r24
     d94:	08 95       	ret
            case HS_010: Set_Q5Q4(); break;
     d96:	89 e0       	ldi	r24, 0x09	; 9
     d98:	80 93 b6 00 	sts	0x00B6, r24
     d9c:	08 95       	ret
            case HS_011: Set_Q1Q4(); break;
     d9e:	88 e1       	ldi	r24, 0x18	; 24
     da0:	80 93 b6 00 	sts	0x00B6, r24
     da4:	08 95       	ret

00000da6 <mcdrv_start>:
    \return none
*/
void mcdrv_start(unsigned char dir) {
    
    // set direction in control structure
    mc.direction = dir;
     da6:	ac ec       	ldi	r26, 0xCC	; 204
     da8:	b1 e0       	ldi	r27, 0x01	; 1
     daa:	8c 93       	st	X, r24
    
    // start commutation isr
    TIMER1_setOCRA(mc.current_delay);
     dac:	64 e8       	ldi	r22, 0x84	; 132
     dae:	70 e0       	ldi	r23, 0x00	; 0
     db0:	fb 01       	movw	r30, r22
     db2:	20 81       	ld	r18, Z
     db4:	31 81       	ldd	r19, Z+1	; 0x01
     db6:	15 96       	adiw	r26, 0x05	; 5
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	11 97       	sbiw	r26, 0x01	; 1
     dbe:	82 0f       	add	r24, r18
     dc0:	93 1f       	adc	r25, r19
     dc2:	90 93 89 00 	sts	0x0089, r25
     dc6:	80 93 88 00 	sts	0x0088, r24
    TIMER1_ieoca(1);
     dca:	4f e6       	ldi	r20, 0x6F	; 111
     dcc:	50 e0       	ldi	r21, 0x00	; 0
     dce:	fa 01       	movw	r30, r20
     dd0:	80 81       	ld	r24, Z
     dd2:	82 60       	ori	r24, 0x02	; 2
     dd4:	80 83       	st	Z, r24

    // start adc isr
    TIMER1_ocbclearflag();
     dd6:	e6 e3       	ldi	r30, 0x36	; 54
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	84 60       	ori	r24, 0x04	; 4
     dde:	80 83       	st	Z, r24
    TIMER1_setOCRB(mc.current_delay+10); // should not trigger befor ocra
     de0:	fb 01       	movw	r30, r22
     de2:	80 81       	ld	r24, Z
     de4:	91 81       	ldd	r25, Z+1	; 0x01
     de6:	2d 91       	ld	r18, X+
     de8:	3c 91       	ld	r19, X
     dea:	82 0f       	add	r24, r18
     dec:	93 1f       	adc	r25, r19
     dee:	0a 96       	adiw	r24, 0x0a	; 10
     df0:	90 93 8b 00 	sts	0x008B, r25
     df4:	80 93 8a 00 	sts	0x008A, r24
    TIMER1_ieocb(1);
     df8:	fa 01       	movw	r30, r20
     dfa:	80 81       	ld	r24, Z
     dfc:	84 60       	ori	r24, 0x04	; 4
     dfe:	80 83       	st	Z, r24
    
    // start psc
    PCTL |= (1<<PRUN);    
     e00:	e7 eb       	ldi	r30, 0xB7	; 183
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	80 81       	ld	r24, Z
     e06:	81 60       	ori	r24, 0x01	; 1
     e08:	80 83       	st	Z, r24
}
     e0a:	08 95       	ret

00000e0c <mcdrv_stop>:
    \return none
*/
void mcdrv_stop(void) {
    
    // kill commutation & adc isr
    TIMER1_ieoca(0);
     e0c:	ef e6       	ldi	r30, 0x6F	; 111
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	8d 7f       	andi	r24, 0xFD	; 253
     e14:	80 83       	st	Z, r24
    TIMER1_ieocb(0);
     e16:	80 81       	ld	r24, Z
     e18:	8b 7f       	andi	r24, 0xFB	; 251
     e1a:	80 83       	st	Z, r24
    
    // stop psc
    PCTL &= ~(1<<PRUN);
     e1c:	e7 eb       	ldi	r30, 0xB7	; 183
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	8e 7f       	andi	r24, 0xFE	; 254
     e24:	80 83       	st	Z, r24
    
    // reset mc state
    mc.state = MC_UNLOCKED;
     e26:	10 92 ca 01 	sts	0x01CA, r1
}
     e2a:	08 95       	ret

00000e2c <mcdrv_calc_rpm>:
/** \brief mcdrv_calc_rpm
    calculate RPM from given delay
    \param U32_date         : input delay
    \return none
*/
unsigned short mcdrv_calc_rpm(unsigned short U32_date) {
     e2c:	ef 92       	push	r14
     e2e:	ff 92       	push	r15
     e30:	0f 93       	push	r16
     e32:	1f 93       	push	r17
    unsigned long int U32_buffer1 = 0; 
    unsigned short U16_buffer2 = 1;

    if(U32_date >= (unsigned short)62500) { //minimum possible speed is 1 round per second
     e34:	24 ef       	ldi	r18, 0xF4	; 244
     e36:	84 32       	cpi	r24, 0x24	; 36
     e38:	92 07       	cpc	r25, r18
     e3a:	18 f0       	brcs	.+6      	; 0xe42 <mcdrv_calc_rpm+0x16>
     e3c:	61 e0       	ldi	r22, 0x01	; 1
     e3e:	70 e0       	ldi	r23, 0x00	; 0
     e40:	41 c0       	rjmp	.+130    	; 0xec4 <mcdrv_calc_rpm+0x98>
        return 1;
    } else {
        if(U32_date != 0) {
     e42:	00 97       	sbiw	r24, 0x00	; 0
     e44:	19 f4       	brne	.+6      	; 0xe4c <mcdrv_calc_rpm+0x20>
     e46:	60 e0       	ldi	r22, 0x00	; 0
     e48:	70 e0       	ldi	r23, 0x00	; 0
     e4a:	3c c0       	rjmp	.+120    	; 0xec4 <mcdrv_calc_rpm+0x98>
            U32_buffer1 = U32_date;
     e4c:	7c 01       	movw	r14, r24
     e4e:	00 e0       	ldi	r16, 0x00	; 0
     e50:	10 e0       	ldi	r17, 0x00	; 0
     e52:	a8 01       	movw	r20, r16
     e54:	97 01       	movw	r18, r14
     e56:	61 e0       	ldi	r22, 0x01	; 1
     e58:	70 e0       	ldi	r23, 0x00	; 0
            do { // accelerate the caculation by dint of multiplication with 2
                U32_buffer1 = U32_buffer1 << 1; 
     e5a:	22 0f       	add	r18, r18
     e5c:	33 1f       	adc	r19, r19
     e5e:	44 1f       	adc	r20, r20
     e60:	55 1f       	adc	r21, r21
                U16_buffer2 = U16_buffer2 << 1;
     e62:	66 0f       	add	r22, r22
     e64:	77 1f       	adc	r23, r23
            } while(U32_buffer1 < (unsigned long int)3750000); 
     e66:	20 37       	cpi	r18, 0x70	; 112
     e68:	88 e3       	ldi	r24, 0x38	; 56
     e6a:	38 07       	cpc	r19, r24
     e6c:	89 e3       	ldi	r24, 0x39	; 57
     e6e:	48 07       	cpc	r20, r24
     e70:	80 e0       	ldi	r24, 0x00	; 0
     e72:	58 07       	cpc	r21, r24
     e74:	90 f3       	brcs	.-28     	; 0xe5a <mcdrv_calc_rpm+0x2e>
      
            U32_buffer1 = U32_buffer1 >> 1; 
     e76:	da 01       	movw	r26, r20
     e78:	c9 01       	movw	r24, r18
     e7a:	b6 95       	lsr	r27
     e7c:	a7 95       	ror	r26
     e7e:	97 95       	ror	r25
     e80:	87 95       	ror	r24
            U16_buffer2 = U16_buffer2 >> 1;
     e82:	76 95       	lsr	r23
     e84:	67 95       	ror	r22
      
            for ( U32_buffer1 = U32_buffer1; U32_buffer1 < (unsigned long int)3750000; U32_buffer1 = U32_buffer1 + U32_date ) { //rest wird auf summiert
     e86:	80 37       	cpi	r24, 0x70	; 112
     e88:	e8 e3       	ldi	r30, 0x38	; 56
     e8a:	9e 07       	cpc	r25, r30
     e8c:	e9 e3       	ldi	r30, 0x39	; 57
     e8e:	ae 07       	cpc	r26, r30
     e90:	e0 e0       	ldi	r30, 0x00	; 0
     e92:	be 07       	cpc	r27, r30
     e94:	b8 f4       	brcc	.+46     	; 0xec4 <mcdrv_calc_rpm+0x98>
     e96:	a8 01       	movw	r20, r16
     e98:	97 01       	movw	r18, r14
     e9a:	28 0f       	add	r18, r24
     e9c:	39 1f       	adc	r19, r25
     e9e:	4a 1f       	adc	r20, r26
     ea0:	5b 1f       	adc	r21, r27
                U16_buffer2++;
     ea2:	6f 5f       	subi	r22, 0xFF	; 255
     ea4:	7f 4f       	sbci	r23, 0xFF	; 255
     ea6:	2e 0d       	add	r18, r14
     ea8:	3f 1d       	adc	r19, r15
     eaa:	40 1f       	adc	r20, r16
     eac:	51 1f       	adc	r21, r17
            } while(U32_buffer1 < (unsigned long int)3750000); 
      
            U32_buffer1 = U32_buffer1 >> 1; 
            U16_buffer2 = U16_buffer2 >> 1;
      
            for ( U32_buffer1 = U32_buffer1; U32_buffer1 < (unsigned long int)3750000; U32_buffer1 = U32_buffer1 + U32_date ) { //rest wird auf summiert
     eae:	da 01       	movw	r26, r20
     eb0:	c9 01       	movw	r24, r18
     eb2:	8e 19       	sub	r24, r14
     eb4:	9f 09       	sbc	r25, r15
     eb6:	a0 0b       	sbc	r26, r16
     eb8:	b1 0b       	sbc	r27, r17
     eba:	80 57       	subi	r24, 0x70	; 112
     ebc:	98 43       	sbci	r25, 0x38	; 56
     ebe:	a9 43       	sbci	r26, 0x39	; 57
     ec0:	b0 40       	sbci	r27, 0x00	; 0
     ec2:	78 f3       	brcs	.-34     	; 0xea2 <mcdrv_calc_rpm+0x76>
        } else {
            return 0; //no speed    
        }
    }
    return U16_buffer2;
}
     ec4:	86 2f       	mov	r24, r22
     ec6:	97 2f       	mov	r25, r23
     ec8:	1f 91       	pop	r17
     eca:	0f 91       	pop	r16
     ecc:	ff 90       	pop	r15
     ece:	ef 90       	pop	r14
     ed0:	08 95       	ret

00000ed2 <ACISR>:
/** \brief ACISR
    common isr for analog comp handling
    \param none
    \return none
*/
void ACISR(void) {
     ed2:	1f 93       	push	r17
     ed4:	cf 93       	push	r28
     ed6:	df 93       	push	r29
    unsigned char s;
    unsigned short t1 = TCNT1;
     ed8:	c0 91 84 00 	lds	r28, 0x0084
     edc:	d0 91 85 00 	lds	r29, 0x0085

    s = GET_HS();
     ee0:	10 b7       	in	r17, 0x30	; 48
    
    // is valid?
    if (mcdrv_getnexths(lasths) == s) {
     ee2:	80 91 24 01 	lds	r24, 0x0124
     ee6:	0e 94 80 05 	call	0xb00	; 0xb00 <mcdrv_getnexths>
     eea:	17 70       	andi	r17, 0x07	; 7
     eec:	81 17       	cp	r24, r17
     eee:	41 f5       	brne	.+80     	; 0xf40 <ACISR+0x6e>

        lasths = s;
     ef0:	80 93 24 01 	sts	0x0124, r24
        acpipe_push(s,t1);
     ef4:	be 01       	movw	r22, r28
     ef6:	0e 94 77 09 	call	0x12ee	; 0x12ee <acpipe_push>
        if (mc.state == MC_LOCKED) {
     efa:	80 91 ca 01 	lds	r24, 0x01CA
     efe:	85 30       	cpi	r24, 0x05	; 5
     f00:	d9 f4       	brne	.+54     	; 0xf38 <ACISR+0x66>
            OCR1A = t1 + ((t1-lastts)>>1);
     f02:	80 91 2a 01 	lds	r24, 0x012A
     f06:	90 91 2b 01 	lds	r25, 0x012B
     f0a:	9e 01       	movw	r18, r28
     f0c:	28 1b       	sub	r18, r24
     f0e:	39 0b       	sbc	r19, r25
     f10:	c9 01       	movw	r24, r18
     f12:	96 95       	lsr	r25
     f14:	87 95       	ror	r24
     f16:	8c 0f       	add	r24, r28
     f18:	9d 1f       	adc	r25, r29
     f1a:	90 93 89 00 	sts	0x0089, r25
     f1e:	80 93 88 00 	sts	0x0088, r24
            mc.delta4adc = (t1-lastts);
     f22:	80 91 2a 01 	lds	r24, 0x012A
     f26:	90 91 2b 01 	lds	r25, 0x012B
     f2a:	9e 01       	movw	r18, r28
     f2c:	28 1b       	sub	r18, r24
     f2e:	39 0b       	sbc	r19, r25
     f30:	30 93 d9 01 	sts	0x01D9, r19
     f34:	20 93 d8 01 	sts	0x01D8, r18
        }
        lastts = t1;
     f38:	d0 93 2b 01 	sts	0x012B, r29
     f3c:	c0 93 2a 01 	sts	0x012A, r28
    } 
}
     f40:	df 91       	pop	r29
     f42:	cf 91       	pop	r28
     f44:	1f 91       	pop	r17
     f46:	08 95       	ret

00000f48 <__vector_3>:

ISR(ANACOMP1_vect) {
    ACISR();
}

ISR(ANACOMP2_vect) {
     f48:	1f 92       	push	r1
     f4a:	0f 92       	push	r0
     f4c:	0f b6       	in	r0, 0x3f	; 63
     f4e:	0f 92       	push	r0
     f50:	11 24       	eor	r1, r1
     f52:	2f 93       	push	r18
     f54:	3f 93       	push	r19
     f56:	4f 93       	push	r20
     f58:	5f 93       	push	r21
     f5a:	6f 93       	push	r22
     f5c:	7f 93       	push	r23
     f5e:	8f 93       	push	r24
     f60:	9f 93       	push	r25
     f62:	af 93       	push	r26
     f64:	bf 93       	push	r27
     f66:	ef 93       	push	r30
     f68:	ff 93       	push	r31
    ACISR();
     f6a:	0e 94 69 07 	call	0xed2	; 0xed2 <ACISR>
}
     f6e:	ff 91       	pop	r31
     f70:	ef 91       	pop	r30
     f72:	bf 91       	pop	r27
     f74:	af 91       	pop	r26
     f76:	9f 91       	pop	r25
     f78:	8f 91       	pop	r24
     f7a:	7f 91       	pop	r23
     f7c:	6f 91       	pop	r22
     f7e:	5f 91       	pop	r21
     f80:	4f 91       	pop	r20
     f82:	3f 91       	pop	r19
     f84:	2f 91       	pop	r18
     f86:	0f 90       	pop	r0
     f88:	0f be       	out	0x3f, r0	; 63
     f8a:	0f 90       	pop	r0
     f8c:	1f 90       	pop	r1
     f8e:	18 95       	reti

00000f90 <__vector_2>:

ISR(ANACOMP0_vect) {
    ACISR();
}

ISR(ANACOMP1_vect) {
     f90:	1f 92       	push	r1
     f92:	0f 92       	push	r0
     f94:	0f b6       	in	r0, 0x3f	; 63
     f96:	0f 92       	push	r0
     f98:	11 24       	eor	r1, r1
     f9a:	2f 93       	push	r18
     f9c:	3f 93       	push	r19
     f9e:	4f 93       	push	r20
     fa0:	5f 93       	push	r21
     fa2:	6f 93       	push	r22
     fa4:	7f 93       	push	r23
     fa6:	8f 93       	push	r24
     fa8:	9f 93       	push	r25
     faa:	af 93       	push	r26
     fac:	bf 93       	push	r27
     fae:	ef 93       	push	r30
     fb0:	ff 93       	push	r31
    ACISR();
     fb2:	0e 94 69 07 	call	0xed2	; 0xed2 <ACISR>
}
     fb6:	ff 91       	pop	r31
     fb8:	ef 91       	pop	r30
     fba:	bf 91       	pop	r27
     fbc:	af 91       	pop	r26
     fbe:	9f 91       	pop	r25
     fc0:	8f 91       	pop	r24
     fc2:	7f 91       	pop	r23
     fc4:	6f 91       	pop	r22
     fc6:	5f 91       	pop	r21
     fc8:	4f 91       	pop	r20
     fca:	3f 91       	pop	r19
     fcc:	2f 91       	pop	r18
     fce:	0f 90       	pop	r0
     fd0:	0f be       	out	0x3f, r0	; 63
     fd2:	0f 90       	pop	r0
     fd4:	1f 90       	pop	r1
     fd6:	18 95       	reti

00000fd8 <__vector_1>:
        lastts = t1;
    } 
}


ISR(ANACOMP0_vect) {
     fd8:	1f 92       	push	r1
     fda:	0f 92       	push	r0
     fdc:	0f b6       	in	r0, 0x3f	; 63
     fde:	0f 92       	push	r0
     fe0:	11 24       	eor	r1, r1
     fe2:	2f 93       	push	r18
     fe4:	3f 93       	push	r19
     fe6:	4f 93       	push	r20
     fe8:	5f 93       	push	r21
     fea:	6f 93       	push	r22
     fec:	7f 93       	push	r23
     fee:	8f 93       	push	r24
     ff0:	9f 93       	push	r25
     ff2:	af 93       	push	r26
     ff4:	bf 93       	push	r27
     ff6:	ef 93       	push	r30
     ff8:	ff 93       	push	r31
    ACISR();
     ffa:	0e 94 69 07 	call	0xed2	; 0xed2 <ACISR>
}
     ffe:	ff 91       	pop	r31
    1000:	ef 91       	pop	r30
    1002:	bf 91       	pop	r27
    1004:	af 91       	pop	r26
    1006:	9f 91       	pop	r25
    1008:	8f 91       	pop	r24
    100a:	7f 91       	pop	r23
    100c:	6f 91       	pop	r22
    100e:	5f 91       	pop	r21
    1010:	4f 91       	pop	r20
    1012:	3f 91       	pop	r19
    1014:	2f 91       	pop	r18
    1016:	0f 90       	pop	r0
    1018:	0f be       	out	0x3f, r0	; 63
    101a:	0f 90       	pop	r0
    101c:	1f 90       	pop	r1
    101e:	18 95       	reti

00001020 <__vector_13>:
/** \brief ISR(TIMER1_COMPB_vect)
    interrupt service routine for adc triggering and safety functions
    \param none
    \return none
*/
ISR(TIMER1_COMPB_vect) {
    1020:	1f 92       	push	r1
    1022:	0f 92       	push	r0
    1024:	0f b6       	in	r0, 0x3f	; 63
    1026:	0f 92       	push	r0
    1028:	11 24       	eor	r1, r1
    102a:	2f 93       	push	r18
    102c:	3f 93       	push	r19
    102e:	4f 93       	push	r20
    1030:	5f 93       	push	r21
    1032:	6f 93       	push	r22
    1034:	7f 93       	push	r23
    1036:	8f 93       	push	r24
    1038:	9f 93       	push	r25
    103a:	af 93       	push	r26
    103c:	bf 93       	push	r27
    103e:	ef 93       	push	r30
    1040:	ff 93       	push	r31
    // set next timing for COMPB
    //TIMER1_setOCRB(delta);
    OCR1B = TCNT1 + mc.delta4adc;
    1042:	20 91 84 00 	lds	r18, 0x0084
    1046:	30 91 85 00 	lds	r19, 0x0085
    104a:	80 91 d8 01 	lds	r24, 0x01D8
    104e:	90 91 d9 01 	lds	r25, 0x01D9
    1052:	82 0f       	add	r24, r18
    1054:	93 1f       	adc	r25, r19
    1056:	90 93 8b 00 	sts	0x008B, r25
    105a:	80 93 8a 00 	sts	0x008A, r24
    
    // call ADC handler
    if (ADC_ISR() >= 4) {
    105e:	0e 94 b3 02 	call	0x566	; 0x566 <ADC_ISR>
    1062:	84 30       	cpi	r24, 0x04	; 4
    1064:	58 f0       	brcs	.+22     	; 0x107c <__vector_13+0x5c>
        mc.timeout_cnt++;
    1066:	e7 ed       	ldi	r30, 0xD7	; 215
    1068:	f1 e0       	ldi	r31, 0x01	; 1
    106a:	80 81       	ld	r24, Z
    106c:	8f 5f       	subi	r24, 0xFF	; 255
    106e:	80 83       	st	Z, r24
        if (mc.timeout_cnt >= 2) 
    1070:	80 81       	ld	r24, Z
    1072:	82 30       	cpi	r24, 0x02	; 2
    1074:	28 f0       	brcs	.+10     	; 0x1080 <__vector_13+0x60>
            // if commutation is missed fallback to UNLOCKED mode
            mc.state = MC_UNLOCKED;
    1076:	10 92 ca 01 	sts	0x01CA, r1
    107a:	02 c0       	rjmp	.+4      	; 0x1080 <__vector_13+0x60>
    } else {
        mc.timeout_cnt = 0;
    107c:	10 92 d7 01 	sts	0x01D7, r1
    }
}
    1080:	ff 91       	pop	r31
    1082:	ef 91       	pop	r30
    1084:	bf 91       	pop	r27
    1086:	af 91       	pop	r26
    1088:	9f 91       	pop	r25
    108a:	8f 91       	pop	r24
    108c:	7f 91       	pop	r23
    108e:	6f 91       	pop	r22
    1090:	5f 91       	pop	r21
    1092:	4f 91       	pop	r20
    1094:	3f 91       	pop	r19
    1096:	2f 91       	pop	r18
    1098:	0f 90       	pop	r0
    109a:	0f be       	out	0x3f, r0	; 63
    109c:	0f 90       	pop	r0
    109e:	1f 90       	pop	r1
    10a0:	18 95       	reti

000010a2 <__vector_12>:
/** \brief ISR(TIMER1_COMPA_vect)
    interrupt service routine for commutation
    \param none
    \return none
*/
ISR(TIMER1_COMPA_vect) {
    10a2:	1f 92       	push	r1
    10a4:	0f 92       	push	r0
    10a6:	0f b6       	in	r0, 0x3f	; 63
    10a8:	0f 92       	push	r0
    10aa:	11 24       	eor	r1, r1
    10ac:	0f 93       	push	r16
    10ae:	1f 93       	push	r17
    10b0:	2f 93       	push	r18
    10b2:	3f 93       	push	r19
    10b4:	4f 93       	push	r20
    10b6:	5f 93       	push	r21
    10b8:	6f 93       	push	r22
    10ba:	7f 93       	push	r23
    10bc:	8f 93       	push	r24
    10be:	9f 93       	push	r25
    10c0:	af 93       	push	r26
    10c2:	bf 93       	push	r27
    10c4:	ef 93       	push	r30
    10c6:	ff 93       	push	r31
    // commutation
    mc.com_hs = mcdrv_getnexths(mc.com_hs);
    10c8:	0b ec       	ldi	r16, 0xCB	; 203
    10ca:	11 e0       	ldi	r17, 0x01	; 1
    10cc:	f8 01       	movw	r30, r16
    10ce:	80 81       	ld	r24, Z
    10d0:	0e 94 80 05 	call	0xb00	; 0xb00 <mcdrv_getnexths>
    10d4:	f8 01       	movw	r30, r16
    10d6:	80 83       	st	Z, r24
    mcdrv_switch_commutation(mc.com_hs);
    10d8:	80 81       	ld	r24, Z
    10da:	0e 94 5c 06 	call	0xcb8	; 0xcb8 <mcdrv_switch_commutation>

    // time and state handling
    switch (mc.state) {
    10de:	01 50       	subi	r16, 0x01	; 1
    10e0:	10 40       	sbci	r17, 0x00	; 0
    10e2:	f8 01       	movw	r30, r16
    10e4:	00 81       	ld	r16, Z
    10e6:	04 30       	cpi	r16, 0x04	; 4
    10e8:	18 f0       	brcs	.+6      	; 0x10f0 <__vector_12+0x4e>
    10ea:	04 30       	cpi	r16, 0x04	; 4
    10ec:	b9 f4       	brne	.+46     	; 0x111c <__vector_12+0x7a>
    10ee:	13 c0       	rjmp	.+38     	; 0x1116 <__vector_12+0x74>
        case MC_UNLOCKED:
        case MC_RAMPUP:
        case MC_PRELOCKED1:
        case MC_PRELOCKED2:
            mc.current_delay = mc.next_delay;
    10f0:	a3 ed       	ldi	r26, 0xD3	; 211
    10f2:	b1 e0       	ldi	r27, 0x01	; 1
    10f4:	8d 91       	ld	r24, X+
    10f6:	9c 91       	ld	r25, X
    10f8:	11 97       	sbiw	r26, 0x01	; 1
    10fa:	fd 01       	movw	r30, r26
    10fc:	92 93       	st	-Z, r25
    10fe:	82 93       	st	-Z, r24
            mc.delta4adc = mc.current_delay/4;
    1100:	80 81       	ld	r24, Z
    1102:	91 81       	ldd	r25, Z+1	; 0x01
    1104:	96 95       	lsr	r25
    1106:	87 95       	ror	r24
    1108:	96 95       	lsr	r25
    110a:	87 95       	ror	r24
    110c:	15 96       	adiw	r26, 0x05	; 5
    110e:	11 96       	adiw	r26, 0x01	; 1
    1110:	9c 93       	st	X, r25
    1112:	8e 93       	st	-X, r24
    1114:	03 c0       	rjmp	.+6      	; 0x111c <__vector_12+0x7a>
            break;
        case MC_PRELOCKED3:
            mc.state = MC_LOCKED;            
    1116:	85 e0       	ldi	r24, 0x05	; 5
    1118:	80 93 ca 01 	sts	0x01CA, r24
        case MC_LOCKED:
        default:
            break;
    }
    // next delay for non-locked modes and fallback in locked mode
    TIMER1_setOCRA(mc.next_delay);
    111c:	e4 e8       	ldi	r30, 0x84	; 132
    111e:	f0 e0       	ldi	r31, 0x00	; 0
    1120:	20 81       	ld	r18, Z
    1122:	31 81       	ldd	r19, Z+1	; 0x01
    1124:	80 91 d3 01 	lds	r24, 0x01D3
    1128:	90 91 d4 01 	lds	r25, 0x01D4
    112c:	82 0f       	add	r24, r18
    112e:	93 1f       	adc	r25, r19
    1130:	90 93 89 00 	sts	0x0089, r25
    1134:	80 93 88 00 	sts	0x0088, r24
    
    // ADC trigger
    TIMER1_setOCRB(5);
    1138:	80 81       	ld	r24, Z
    113a:	91 81       	ldd	r25, Z+1	; 0x01
    113c:	05 96       	adiw	r24, 0x05	; 5
    113e:	90 93 8b 00 	sts	0x008B, r25
    1142:	80 93 8a 00 	sts	0x008A, r24

    // configure adc statemachine
    // definierter adc state
    t_adc_state_reset();
    1146:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <t_adc_state_reset>
    // ADC flag lschen
    ADC_clearflag();
    114a:	ea e7       	ldi	r30, 0x7A	; 122
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	80 61       	ori	r24, 0x10	; 16
    1152:	80 83       	st	Z, r24
    // start first adc conversion
    ADC_start();
    1154:	80 81       	ld	r24, Z
    1156:	80 64       	ori	r24, 0x40	; 64
    1158:	80 83       	st	Z, r24

}
    115a:	ff 91       	pop	r31
    115c:	ef 91       	pop	r30
    115e:	bf 91       	pop	r27
    1160:	af 91       	pop	r26
    1162:	9f 91       	pop	r25
    1164:	8f 91       	pop	r24
    1166:	7f 91       	pop	r23
    1168:	6f 91       	pop	r22
    116a:	5f 91       	pop	r21
    116c:	4f 91       	pop	r20
    116e:	3f 91       	pop	r19
    1170:	2f 91       	pop	r18
    1172:	1f 91       	pop	r17
    1174:	0f 91       	pop	r16
    1176:	0f 90       	pop	r0
    1178:	0f be       	out	0x3f, r0	; 63
    117a:	0f 90       	pop	r0
    117c:	1f 90       	pop	r1
    117e:	18 95       	reti

00001180 <mcdrv_control_speed>:
    unsigned short U16_new_duty_cycle = 0;
    signed short S16_speed_error = 0;
    // moved to mc structure for optimization
    //unsigned short U16_measured_speed_rpm;
  
    mc.U16_measured_speed_rpm = mcdrv_calc_rpm(mcsensor_getmedian());
    1180:	0e 94 c1 09 	call	0x1382	; 0x1382 <mcsensor_getmedian>
    1184:	0e 94 16 07 	call	0xe2c	; 0xe2c <mcdrv_calc_rpm>
    1188:	ec ed       	ldi	r30, 0xDC	; 220
    118a:	f1 e0       	ldi	r31, 0x01	; 1
    118c:	91 83       	std	Z+1, r25	; 0x01
    118e:	80 83       	st	Z, r24

    // Error calculation
    S16_speed_error = mc.setspeed - mc.U16_measured_speed_rpm;
    1190:	df 01       	movw	r26, r30
    1192:	1d 97       	sbiw	r26, 0x0d	; 13
    1194:	2d 91       	ld	r18, X+
    1196:	3c 91       	ld	r19, X
    1198:	80 81       	ld	r24, Z
    119a:	91 81       	ldd	r25, Z+1	; 0x01
    119c:	28 1b       	sub	r18, r24
    119e:	39 0b       	sbc	r19, r25
    11a0:	83 e0       	ldi	r24, 0x03	; 3
    11a2:	29 3e       	cpi	r18, 0xE9	; 233
    11a4:	38 07       	cpc	r19, r24
    11a6:	14 f0       	brlt	.+4      	; 0x11ac <mcdrv_control_speed+0x2c>
    11a8:	28 ee       	ldi	r18, 0xE8	; 232
    11aa:	33 e0       	ldi	r19, 0x03	; 3
    if( S16_speed_error > 1000 ) {
        S16_speed_error = 1000;
    }
    S16_speed_error = S16_speed_error >> 2; 
    11ac:	a9 01       	movw	r20, r18
    11ae:	55 95       	asr	r21
    11b0:	47 95       	ror	r20
    11b2:	55 95       	asr	r21
    11b4:	47 95       	ror	r20
  
    //PI control for fast motion 
    U16_new_duty_cycle = mc.dutycycle + (S16_speed_error>>2) - (mc.S16_last_speed_error>>3);
    11b6:	ed ec       	ldi	r30, 0xCD	; 205
    11b8:	f1 e0       	ldi	r31, 0x01	; 1
    11ba:	80 81       	ld	r24, Z
    11bc:	91 81       	ldd	r25, Z+1	; 0x01
    11be:	3d 96       	adiw	r30, 0x0d	; 13
    11c0:	20 81       	ld	r18, Z
    11c2:	31 81       	ldd	r19, Z+1	; 0x01
    mc.S16_last_speed_error = S16_speed_error;
    11c4:	51 83       	std	Z+1, r21	; 0x01
    11c6:	40 83       	st	Z, r20
    
    mcdrv_setdutycycle(U16_new_duty_cycle);
    11c8:	35 95       	asr	r19
    11ca:	27 95       	ror	r18
    11cc:	35 95       	asr	r19
    11ce:	27 95       	ror	r18
    11d0:	35 95       	asr	r19
    11d2:	27 95       	ror	r18
    11d4:	82 1b       	sub	r24, r18
    11d6:	93 0b       	sbc	r25, r19
    11d8:	55 95       	asr	r21
    11da:	47 95       	ror	r20
    11dc:	55 95       	asr	r21
    11de:	47 95       	ror	r20
    11e0:	84 0f       	add	r24, r20
    11e2:	95 1f       	adc	r25, r21
    11e4:	0e 94 c1 05 	call	0xb82	; 0xb82 <mcdrv_setdutycycle>
}
    11e8:	08 95       	ret

000011ea <mc_task>:
/** \brief mc_task
    motor control task
    \param none
    \return none
*/
void mc_task(void) {
    11ea:	df 93       	push	r29
    11ec:	cf 93       	push	r28
    11ee:	00 d0       	rcall	.+0      	; 0x11f0 <mc_task+0x6>
    11f0:	00 d0       	rcall	.+0      	; 0x11f2 <mc_task+0x8>
    11f2:	cd b7       	in	r28, 0x3d	; 61
    11f4:	de b7       	in	r29, 0x3e	; 62
    unsigned char adc_value[4];
    unsigned short med,min,max;

    ADC_getfiltered(adc_value);    
    11f6:	ce 01       	movw	r24, r28
    11f8:	01 96       	adiw	r24, 0x01	; 1
    11fa:	0e 94 90 02 	call	0x520	; 0x520 <ADC_getfiltered>

    // mc task implementation
    switch (mc.state) {
    11fe:	80 91 ca 01 	lds	r24, 0x01CA
    1202:	82 30       	cpi	r24, 0x02	; 2
    1204:	09 f1       	breq	.+66     	; 0x1248 <mc_task+0x5e>
    1206:	83 30       	cpi	r24, 0x03	; 3
    1208:	18 f4       	brcc	.+6      	; 0x1210 <mc_task+0x26>
    120a:	88 23       	and	r24, r24
    120c:	39 f0       	breq	.+14     	; 0x121c <mc_task+0x32>
    120e:	4d c0       	rjmp	.+154    	; 0x12aa <mc_task+0xc0>
    1210:	83 30       	cpi	r24, 0x03	; 3
    1212:	91 f1       	breq	.+100    	; 0x1278 <mc_task+0x8e>
    1214:	85 30       	cpi	r24, 0x05	; 5
    1216:	09 f0       	breq	.+2      	; 0x121a <mc_task+0x30>
    1218:	48 c0       	rjmp	.+144    	; 0x12aa <mc_task+0xc0>
    121a:	45 c0       	rjmp	.+138    	; 0x12a6 <mc_task+0xbc>
        case MC_UNLOCKED:
            if (!debug_mode) {
    121c:	80 91 27 01 	lds	r24, 0x0127
    1220:	88 23       	and	r24, r24
    1222:	09 f0       	breq	.+2      	; 0x1226 <mc_task+0x3c>
    1224:	42 c0       	rjmp	.+132    	; 0x12aa <mc_task+0xc0>
                sw_cnt++;
    1226:	80 91 28 01 	lds	r24, 0x0128
    122a:	90 91 29 01 	lds	r25, 0x0129
    122e:	01 96       	adiw	r24, 0x01	; 1
    1230:	90 93 29 01 	sts	0x0129, r25
    1234:	80 93 28 01 	sts	0x0128, r24
                if (TIMEOUT()) {
    1238:	8f 70       	andi	r24, 0x0F	; 15
    123a:	90 70       	andi	r25, 0x00	; 0
    123c:	89 2b       	or	r24, r25
    123e:	a9 f5       	brne	.+106    	; 0x12aa <mc_task+0xc0>
                    mc.state = MC_PRELOCKED1;
    1240:	82 e0       	ldi	r24, 0x02	; 2
    1242:	80 93 ca 01 	sts	0x01CA, r24
    1246:	31 c0       	rjmp	.+98     	; 0x12aa <mc_task+0xc0>
        break;
        case MC_PRELOCKED1:
            // transition state
            //  - enable AC interrupts and wait for next taskcall to settle interrupt loop
            //  - set next state
            AC_clearflags();
    1248:	e0 e5       	ldi	r30, 0x50	; 80
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	80 81       	ld	r24, Z
    124e:	80 67       	ori	r24, 0x70	; 112
    1250:	80 83       	st	Z, r24
            AC0_ie(1);
    1252:	e4 e9       	ldi	r30, 0x94	; 148
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	80 64       	ori	r24, 0x40	; 64
    125a:	80 83       	st	Z, r24
            AC1_ie(1);
    125c:	e5 e9       	ldi	r30, 0x95	; 149
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	80 81       	ld	r24, Z
    1262:	80 64       	ori	r24, 0x40	; 64
    1264:	80 83       	st	Z, r24
            AC2_ie(1);
    1266:	e6 e9       	ldi	r30, 0x96	; 150
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	80 81       	ld	r24, Z
    126c:	80 64       	ori	r24, 0x40	; 64
    126e:	80 83       	st	Z, r24
            mc.state = MC_PRELOCKED2;
    1270:	83 e0       	ldi	r24, 0x03	; 3
    1272:	80 93 ca 01 	sts	0x01CA, r24
    1276:	19 c0       	rjmp	.+50     	; 0x12aa <mc_task+0xc0>
            break;
        case MC_PRELOCKED2:
            med = mcsensor_getmedian();
    1278:	0e 94 c1 09 	call	0x1382	; 0x1382 <mcsensor_getmedian>
    127c:	9c 01       	movw	r18, r24
            min = mc.current_delay*4;
    127e:	80 91 d1 01 	lds	r24, 0x01D1
    1282:	90 91 d2 01 	lds	r25, 0x01D2
    1286:	88 0f       	add	r24, r24
    1288:	99 1f       	adc	r25, r25
    128a:	88 0f       	add	r24, r24
    128c:	99 1f       	adc	r25, r25
            max = min*2;
            
            if (med >= min && med <= max) 
    128e:	28 17       	cp	r18, r24
    1290:	39 07       	cpc	r19, r25
    1292:	58 f0       	brcs	.+22     	; 0x12aa <mc_task+0xc0>
    1294:	88 0f       	add	r24, r24
    1296:	99 1f       	adc	r25, r25
    1298:	82 17       	cp	r24, r18
    129a:	93 07       	cpc	r25, r19
    129c:	30 f0       	brcs	.+12     	; 0x12aa <mc_task+0xc0>
                mc.state = MC_PRELOCKED3;
    129e:	84 e0       	ldi	r24, 0x04	; 4
    12a0:	80 93 ca 01 	sts	0x01CA, r24
    12a4:	02 c0       	rjmp	.+4      	; 0x12aa <mc_task+0xc0>
        case MC_PRELOCKED3:
            // transition state
            //  - transition to locked state in ISR to create a defined timeslot for transition
            break;
        case MC_LOCKED:
            mcdrv_control_speed();
    12a6:	0e 94 c0 08 	call	0x1180	; 0x1180 <mcdrv_control_speed>
            break;
    }
}
    12aa:	0f 90       	pop	r0
    12ac:	0f 90       	pop	r0
    12ae:	0f 90       	pop	r0
    12b0:	0f 90       	pop	r0
    12b2:	cf 91       	pop	r28
    12b4:	df 91       	pop	r29
    12b6:	08 95       	ret

000012b8 <acpipe_configure>:
    \param none
    \return none
*/
void acpipe_configure(void) {
    unsigned char c;
    ac.last_hs = HS_010;
    12b8:	82 e0       	ldi	r24, 0x02	; 2
    12ba:	80 93 de 01 	sts	0x01DE, r24
    12be:	20 e0       	ldi	r18, 0x00	; 0
    12c0:	30 e0       	ldi	r19, 0x00	; 0
    for (c=0;c<=7;c++) {
        ac.ts[c] = 0;
    12c2:	4e ed       	ldi	r20, 0xDE	; 222
    12c4:	51 e0       	ldi	r21, 0x01	; 1
    12c6:	c9 01       	movw	r24, r18
    12c8:	88 0f       	add	r24, r24
    12ca:	99 1f       	adc	r25, r25
    12cc:	fa 01       	movw	r30, r20
    12ce:	e8 0f       	add	r30, r24
    12d0:	f9 1f       	adc	r31, r25
    12d2:	df 01       	movw	r26, r30
    12d4:	11 96       	adiw	r26, 0x01	; 1
    12d6:	11 96       	adiw	r26, 0x01	; 1
    12d8:	1c 92       	st	X, r1
    12da:	1e 92       	st	-X, r1
        ac.per[c] = 0;
    12dc:	71 96       	adiw	r30, 0x11	; 17
    12de:	11 82       	std	Z+1, r1	; 0x01
    12e0:	10 82       	st	Z, r1
    12e2:	2f 5f       	subi	r18, 0xFF	; 255
    12e4:	3f 4f       	sbci	r19, 0xFF	; 255
    \return none
*/
void acpipe_configure(void) {
    unsigned char c;
    ac.last_hs = HS_010;
    for (c=0;c<=7;c++) {
    12e6:	28 30       	cpi	r18, 0x08	; 8
    12e8:	31 05       	cpc	r19, r1
    12ea:	69 f7       	brne	.-38     	; 0x12c6 <acpipe_configure+0xe>
        ac.ts[c] = 0;
        ac.per[c] = 0;
    }
}
    12ec:	08 95       	ret

000012ee <acpipe_push>:
    \return none
*/
unsigned char acpipe_push(unsigned char new_hs,unsigned short cur_ts) {
    // param: hs = virtual hallsensor / ts = current timestamp
    
    ac.per[ac.last_hs] = cur_ts - ac.ts[ac.last_hs];
    12ee:	ae ed       	ldi	r26, 0xDE	; 222
    12f0:	b1 e0       	ldi	r27, 0x01	; 1
    12f2:	4c 91       	ld	r20, X
    12f4:	50 e0       	ldi	r21, 0x00	; 0
    12f6:	2c 91       	ld	r18, X
    12f8:	30 e0       	ldi	r19, 0x00	; 0
    12fa:	22 0f       	add	r18, r18
    12fc:	33 1f       	adc	r19, r19
    12fe:	fd 01       	movw	r30, r26
    1300:	e2 0f       	add	r30, r18
    1302:	f3 1f       	adc	r31, r19
    1304:	31 96       	adiw	r30, 0x01	; 1
    1306:	20 81       	ld	r18, Z
    1308:	31 81       	ldd	r19, Z+1	; 0x01
    130a:	fb 01       	movw	r30, r22
    130c:	e2 1b       	sub	r30, r18
    130e:	f3 0b       	sbc	r31, r19
    1310:	9f 01       	movw	r18, r30
    1312:	44 0f       	add	r20, r20
    1314:	55 1f       	adc	r21, r21
    1316:	fd 01       	movw	r30, r26
    1318:	e4 0f       	add	r30, r20
    131a:	f5 1f       	adc	r31, r21
    131c:	71 96       	adiw	r30, 0x11	; 17
    131e:	31 83       	std	Z+1, r19	; 0x01
    1320:	20 83       	st	Z, r18
    ac.ts[ac.last_hs] = cur_ts;
    1322:	2c 91       	ld	r18, X
    1324:	30 e0       	ldi	r19, 0x00	; 0
    1326:	22 0f       	add	r18, r18
    1328:	33 1f       	adc	r19, r19
    132a:	fd 01       	movw	r30, r26
    132c:	e2 0f       	add	r30, r18
    132e:	f3 1f       	adc	r31, r19
    1330:	31 96       	adiw	r30, 0x01	; 1
    1332:	71 83       	std	Z+1, r23	; 0x01
    1334:	60 83       	st	Z, r22
    ac.last_hs = new_hs;
    1336:	8c 93       	st	X, r24

    ac.last_ts = cur_ts;
    1338:	91 96       	adiw	r26, 0x21	; 33
    133a:	11 96       	adiw	r26, 0x01	; 1
    133c:	7c 93       	st	X, r23
    133e:	6e 93       	st	-X, r22

    return 1;
}
    1340:	81 e0       	ldi	r24, 0x01	; 1
    1342:	08 95       	ret

00001344 <mcsensor_reset>:
    reset data pipeline
    \param none
    \return none
*/        
void mcsensor_reset(void) {
    acpipe_configure();
    1344:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <acpipe_configure>
}
    1348:	08 95       	ret

0000134a <mcsensor_configure>:
/** \brief mcsensor_configure
    low level sensor initialization
    \param none
    \return none
*/
void mcsensor_configure(void) {
    134a:	cf 93       	push	r28
    134c:	df 93       	push	r29
    AC0_configure();
    134e:	e4 e9       	ldi	r30, 0x94	; 148
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	86 e8       	ldi	r24, 0x86	; 134
    1354:	80 83       	st	Z, r24
    AC1_configure();
    1356:	a5 e9       	ldi	r26, 0x95	; 149
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	8c 93       	st	X, r24
    AC2_configure();
    135c:	26 e9       	ldi	r18, 0x96	; 150
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	e9 01       	movw	r28, r18
    1362:	88 83       	st	Y, r24
        
    AC0_edgeselect(AC_TOGGLE);
    1364:	80 81       	ld	r24, Z
    1366:	80 83       	st	Z, r24
    1368:	80 81       	ld	r24, Z
    136a:	80 83       	st	Z, r24
    AC1_edgeselect(AC_TOGGLE);
    136c:	8c 91       	ld	r24, X
    136e:	8c 93       	st	X, r24
    1370:	8c 91       	ld	r24, X
    1372:	8c 93       	st	X, r24
    AC2_edgeselect(AC_TOGGLE);
    1374:	88 81       	ld	r24, Y
    1376:	88 83       	st	Y, r24
    1378:	88 81       	ld	r24, Y
    137a:	88 83       	st	Y, r24

    // AC interrupts enabled in PRELOCKED state to minimize interrupt load durring ramp up
    //AC0_ie(1);
    //AC1_ie(1);
    //AC2_ie(1);
}
    137c:	df 91       	pop	r29
    137e:	cf 91       	pop	r28
    1380:	08 95       	ret

00001382 <mcsensor_getmedian>:
/** \brief mcsensor_getmedian
    get median of all measurements
    \param none
    \return median value
*/
unsigned short mcsensor_getmedian(void) {
    1382:	0f 93       	push	r16
    1384:	1f 93       	push	r17
    unsigned short ret = 0;
    unsigned char c;    
    for (c=1;c<=6;c++) 
        ret += ac.per[c];
    1386:	a1 ef       	ldi	r26, 0xF1	; 241
    1388:	b1 e0       	ldi	r27, 0x01	; 1
    138a:	fd 01       	movw	r30, r26
    138c:	81 91       	ld	r24, Z+
    138e:	91 91       	ld	r25, Z+
    1390:	00 81       	ld	r16, Z
    1392:	11 81       	ldd	r17, Z+1	; 0x01
    1394:	fd 01       	movw	r30, r26
    1396:	34 96       	adiw	r30, 0x04	; 4
    1398:	60 81       	ld	r22, Z
    139a:	71 81       	ldd	r23, Z+1	; 0x01
    139c:	fd 01       	movw	r30, r26
    139e:	36 96       	adiw	r30, 0x06	; 6
    13a0:	40 81       	ld	r20, Z
    13a2:	51 81       	ldd	r21, Z+1	; 0x01
    13a4:	fd 01       	movw	r30, r26
    13a6:	38 96       	adiw	r30, 0x08	; 8
    13a8:	20 81       	ld	r18, Z
    13aa:	31 81       	ldd	r19, Z+1	; 0x01
    13ac:	80 0f       	add	r24, r16
    13ae:	91 1f       	adc	r25, r17
    13b0:	86 0f       	add	r24, r22
    13b2:	97 1f       	adc	r25, r23
    13b4:	84 0f       	add	r24, r20
    13b6:	95 1f       	adc	r25, r21
    13b8:	82 0f       	add	r24, r18
    13ba:	93 1f       	adc	r25, r19
    13bc:	fd 01       	movw	r30, r26
    13be:	3a 96       	adiw	r30, 0x0a	; 10
    13c0:	20 81       	ld	r18, Z
    13c2:	31 81       	ldd	r19, Z+1	; 0x01
    13c4:	28 0f       	add	r18, r24
    13c6:	39 1f       	adc	r19, r25
    ret += (ac.per[ac.last_hs]<<1);
    13c8:	53 97       	sbiw	r26, 0x13	; 19
    13ca:	8c 91       	ld	r24, X
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	88 0f       	add	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	a8 0f       	add	r26, r24
    13d4:	b9 1f       	adc	r27, r25
    13d6:	51 96       	adiw	r26, 0x11	; 17
    13d8:	8d 91       	ld	r24, X+
    13da:	9c 91       	ld	r25, X
    13dc:	88 0f       	add	r24, r24
    13de:	99 1f       	adc	r25, r25
    13e0:	28 0f       	add	r18, r24
    13e2:	39 1f       	adc	r19, r25
    13e4:	36 95       	lsr	r19
    13e6:	27 95       	ror	r18
    13e8:	36 95       	lsr	r19
    13ea:	27 95       	ror	r18
    13ec:	36 95       	lsr	r19
    13ee:	27 95       	ror	r18
    ret = ret >> 3;
    return ret;
}
    13f0:	82 2f       	mov	r24, r18
    13f2:	93 2f       	mov	r25, r19
    13f4:	1f 91       	pop	r17
    13f6:	0f 91       	pop	r16
    13f8:	08 95       	ret

000013fa <mcsensor_calc>:
    \return none
*/
void mcsensor_calc(void) {
    // additional filter calculation
    // add custom code here
}
    13fa:	08 95       	ret

000013fc <swt_configure>:
    \return none
*/
void swt_configure(t_swtimer *swt) {
    // TIMER0 configuration
    //   clear timer on compare match
    TCCR0A |= (1<<WGM01);
    13fc:	e4 e4       	ldi	r30, 0x44	; 68
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	20 81       	ld	r18, Z
    1402:	22 60       	ori	r18, 0x02	; 2
    1404:	20 83       	st	Z, r18
    //   set overflow value for 250us interrupts @ 16MHz
    OCR0A = 62;
    1406:	2e e3       	ldi	r18, 0x3E	; 62
    1408:	27 bd       	out	0x27, r18	; 39
    //   enable interrupt
    TIMSK0 |= (1<<OCIE0A);
    140a:	ee e6       	ldi	r30, 0x6E	; 110
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	20 81       	ld	r18, Z
    1410:	22 60       	ori	r18, 0x02	; 2
    1412:	20 83       	st	Z, r18

    // configure global structure
    lp_swt = swt;
    1414:	e8 2f       	mov	r30, r24
    1416:	f9 2f       	mov	r31, r25
    1418:	f0 93 02 02 	sts	0x0202, r31
    141c:	e0 93 01 02 	sts	0x0201, r30
    lp_swt->sw_timer1 = 0;
    1420:	11 82       	std	Z+1, r1	; 0x01
    1422:	10 82       	st	Z, r1
    lp_swt->sw_timer2 = 0;
    1424:	e0 91 01 02 	lds	r30, 0x0201
    1428:	f0 91 02 02 	lds	r31, 0x0202
    142c:	13 82       	std	Z+3, r1	; 0x03
    142e:	12 82       	std	Z+2, r1	; 0x02
    
    // start timer0
    TIMER0_start();
    1430:	e5 e4       	ldi	r30, 0x45	; 69
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	80 81       	ld	r24, Z
    1436:	83 60       	ori	r24, 0x03	; 3
    1438:	80 83       	st	Z, r24
}
    143a:	08 95       	ret

0000143c <__vector_15>:
/** \brief ISR(TIMER0_COMPA_vect)
    interrupt service routine
    \param none
    \return none
*/
ISR(TIMER0_COMPA_vect) {
    143c:	1f 92       	push	r1
    143e:	0f 92       	push	r0
    1440:	0f b6       	in	r0, 0x3f	; 63
    1442:	0f 92       	push	r0
    1444:	11 24       	eor	r1, r1
    1446:	8f 93       	push	r24
    1448:	9f 93       	push	r25
    144a:	ef 93       	push	r30
    144c:	ff 93       	push	r31
    if (lp_swt->sw_timer1 != 0) 
    144e:	e0 91 01 02 	lds	r30, 0x0201
    1452:	f0 91 02 02 	lds	r31, 0x0202
    1456:	80 81       	ld	r24, Z
    1458:	91 81       	ldd	r25, Z+1	; 0x01
    145a:	89 2b       	or	r24, r25
    145c:	29 f0       	breq	.+10     	; 0x1468 <__vector_15+0x2c>
        lp_swt->sw_timer1 -= 1;
    145e:	80 81       	ld	r24, Z
    1460:	91 81       	ldd	r25, Z+1	; 0x01
    1462:	01 97       	sbiw	r24, 0x01	; 1
    1464:	91 83       	std	Z+1, r25	; 0x01
    1466:	80 83       	st	Z, r24
    if (lp_swt->sw_timer2 != 0) 
    1468:	e0 91 01 02 	lds	r30, 0x0201
    146c:	f0 91 02 02 	lds	r31, 0x0202
    1470:	82 81       	ldd	r24, Z+2	; 0x02
    1472:	93 81       	ldd	r25, Z+3	; 0x03
    1474:	89 2b       	or	r24, r25
    1476:	29 f0       	breq	.+10     	; 0x1482 <__vector_15+0x46>
        lp_swt->sw_timer2 -= 1;
    1478:	82 81       	ldd	r24, Z+2	; 0x02
    147a:	93 81       	ldd	r25, Z+3	; 0x03
    147c:	01 97       	sbiw	r24, 0x01	; 1
    147e:	93 83       	std	Z+3, r25	; 0x03
    1480:	82 83       	std	Z+2, r24	; 0x02
}
    1482:	ff 91       	pop	r31
    1484:	ef 91       	pop	r30
    1486:	9f 91       	pop	r25
    1488:	8f 91       	pop	r24
    148a:	0f 90       	pop	r0
    148c:	0f be       	out	0x3f, r0	; 63
    148e:	0f 90       	pop	r0
    1490:	1f 90       	pop	r1
    1492:	18 95       	reti

00001494 <__udivmodhi4>:
    1494:	aa 1b       	sub	r26, r26
    1496:	bb 1b       	sub	r27, r27
    1498:	51 e1       	ldi	r21, 0x11	; 17
    149a:	07 c0       	rjmp	.+14     	; 0x14aa <__udivmodhi4_ep>

0000149c <__udivmodhi4_loop>:
    149c:	aa 1f       	adc	r26, r26
    149e:	bb 1f       	adc	r27, r27
    14a0:	a6 17       	cp	r26, r22
    14a2:	b7 07       	cpc	r27, r23
    14a4:	10 f0       	brcs	.+4      	; 0x14aa <__udivmodhi4_ep>
    14a6:	a6 1b       	sub	r26, r22
    14a8:	b7 0b       	sbc	r27, r23

000014aa <__udivmodhi4_ep>:
    14aa:	88 1f       	adc	r24, r24
    14ac:	99 1f       	adc	r25, r25
    14ae:	5a 95       	dec	r21
    14b0:	a9 f7       	brne	.-22     	; 0x149c <__udivmodhi4_loop>
    14b2:	80 95       	com	r24
    14b4:	90 95       	com	r25
    14b6:	bc 01       	movw	r22, r24
    14b8:	cd 01       	movw	r24, r26
    14ba:	08 95       	ret

000014bc <_exit>:
    14bc:	f8 94       	cli

000014be <__stop_program>:
    14be:	ff cf       	rjmp	.-2      	; 0x14be <__stop_program>
