
---------- Begin Simulation Statistics ----------
final_tick                               152763882500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1145                       # Simulator instruction rate (inst/s)
host_mem_usage                               25720796                       # Number of bytes of host memory used
host_op_rate                                     1174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                116959.93                       # Real time elapsed on the host
host_tick_rate                                 423784                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133904799                       # Number of instructions simulated
sim_ops                                     137283921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049566                       # Number of seconds simulated
sim_ticks                                 49565732500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.907105                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  340014                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               442110                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32966                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            455900                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50380                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           59939                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9559                       # Number of indirect misses.
system.cpu.branchPred.lookups                  783616                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  127578                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9018                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5182356                       # Number of instructions committed
system.cpu.committedOps                       5571503                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.573795                       # CPI: cycles per instruction
system.cpu.discardedOps                         94542                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3828061                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            734982                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           340782                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7252559                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388531                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4331                       # number of quiesce instructions executed
system.cpu.numCycles                         13338322                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4179409     75.01%     75.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10248      0.18%     75.20% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.20% # Class of committed instruction
system.cpu.op_class_0::MemRead                 831993     14.93%     90.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                549853      9.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5571503                       # Class of committed instruction
system.cpu.quiesceCycles                     65966850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6085763                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16382                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1997050                       # Transaction distribution
system.membus.trans_dist::ReadResp            2003870                       # Transaction distribution
system.membus.trans_dist::WriteReq            1209981                       # Transaction distribution
system.membus.trans_dist::WriteResp           1209981                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3155                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4951                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1440                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3026                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6328250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6328250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6438696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       243328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       243328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       484800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       619197                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    202502724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    202502724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               203365249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3219317                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000039                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006256                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3219191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     126      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3219317                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8698484295                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86459125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11058874                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16763875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           72852984                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12388299364                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           19073750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2501120                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2501120                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4177684                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4177683                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43414                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12701696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12886016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3693                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3693                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13357607                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25102                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        68222                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96441                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    203227136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    206176256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        59020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        59020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    212724477                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22528366500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.5                       # Network utilization (%)
system.acctest.local_bus.numRequests         14749286                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          776                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18197160517                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11683347000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3966611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19833057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2974959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3966611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30741238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3966611                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2974959                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6941570                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3966611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19833057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6941570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6941570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37682808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        59020                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       206476                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1847                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149303                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2974959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6941570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9916529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2974959                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1190742                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4165701                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2974959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9916529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1190742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14082229                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1992673                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1992665                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1171456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1171456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6258688                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1858                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6328250                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    200278016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        59020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    202502724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3918060                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3918060    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3918060                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9423492670                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11134742000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1946293036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39666114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39666114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2025625264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39666114                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39726640                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79392754                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1985959150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     79392754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39666114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2105018018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    131727360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     72810496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    206307328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     74776576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    130416640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    205193216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2275328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     35262464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18694144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4075520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22769664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35699503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2657629644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1468968425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4162297571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1508634539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2631185568                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4139820107                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35699503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4166264183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4100153992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8302117678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       243392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       246336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       243392                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       243392                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3803                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           46                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3849                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4910489                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59396                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4969885                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4910489                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4910489                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4910489                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59396                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4969885                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    127467520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        59276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         282880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127812676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       201920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     72810496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75175104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1991680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1997089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1137664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1174611                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2571686396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1195907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5707169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2578649998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4073782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39666114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1468968425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3966611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1516674933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4073782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39726640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4040654821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3966611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1195907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5707169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4095324930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3129280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000238960250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2994                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3594663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1246764                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1997092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1174611                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1997092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1174611                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             73412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            73440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73405                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65291826375                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9985135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            117713785125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32694.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58944.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4010                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1862961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1093047                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1997089                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1174611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1752470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 186850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11481                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.300946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.970103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.020959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5494      2.55%      2.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4756      2.21%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2957      1.37%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3808      1.77%      7.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4131      1.92%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2875      1.33%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2965      1.37%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3853      1.79%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184804     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     666.994322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    905.363570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1861     62.16%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.20%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     62.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.17%     62.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.13%     62.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.10%     62.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.17%     62.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          285      9.52%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.10%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.07%     72.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.17%     72.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.13%     72.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.07%     73.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.07%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          798     26.65%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     392.324983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     84.342159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    483.497112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1763     58.88%     58.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            57      1.90%     60.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            28      0.94%     61.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.17%     61.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     61.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.20%     62.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           12      0.40%     62.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.17%     62.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.10%     62.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.13%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.13%     63.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     63.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            5      0.17%     63.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.07%     63.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     63.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     63.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.07%     63.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.07%     63.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.10%     63.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     63.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.07%     63.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           37      1.24%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1045     34.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1696-1727            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1920-1951            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2994                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127809728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75175744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127812868                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75175104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2578.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1516.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2578.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1516.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49565778125                       # Total gap between requests
system.mem_ctrls.avgGap                      15627.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    127463424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        59532                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       282752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       203712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     72809344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60525.686773619251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2571603758.705674171448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1201071.728335700464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5704586.328871463425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4109936.234675841872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39666114.083959110081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1468945183.045564651489                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3966611.408395911567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1991680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3155                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1137664                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3740145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 117331751990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    201887475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    176405515                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14317211230                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  26866735720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 932444348530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4388470620                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62335.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58910.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    216385.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39919.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4537943.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    874568.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    819613.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1428538.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         106411542.074992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74270893.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3632152875                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1632451770.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     474506121.599898                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     992697596.887459                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     243497141.700010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7155987941.212653                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.373695                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12317700700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2681280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34569467800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9519978.757793                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2625435.555608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       352375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12471375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    111532854500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41231028000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1583827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1583827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1583827                       # number of overall hits
system.cpu.icache.overall_hits::total         1583827                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3803                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3803                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3803                       # number of overall misses
system.cpu.icache.overall_misses::total          3803                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164365000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164365000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164365000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164365000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1587630                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1587630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1587630                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1587630                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002395                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002395                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002395                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002395                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43219.826453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43219.826453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43219.826453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43219.826453                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3803                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3803                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3803                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3803                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158675250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158675250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158675250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158675250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002395                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002395                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002395                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002395                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41723.704970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41723.704970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41723.704970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41723.704970                       # average overall mshr miss latency
system.cpu.icache.replacements                   3640                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1583827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1583827                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3803                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3803                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1587630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1587630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43219.826453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43219.826453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158675250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158675250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41723.704970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41723.704970                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.332417                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27385008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3640                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7523.353846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.332417                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3179062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3179062                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1341815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1341815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1341815                       # number of overall hits
system.cpu.dcache.overall_hits::total         1341815                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5798                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5798                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5798                       # number of overall misses
system.cpu.dcache.overall_misses::total          5798                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    423831375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    423831375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    423831375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    423831375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1347613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1347613                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004302                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004302                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004302                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004302                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73099.581752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73099.581752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73099.581752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73099.581752                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3155                       # number of writebacks
system.cpu.dcache.writebacks::total              3155                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1333                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42902                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42902                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    323563250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    323563250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    323563250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    323563250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95084125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95084125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003313                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003313                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72466.573348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72466.573348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72466.573348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72466.573348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.309846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.309846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4466                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       834119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          834119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    229583500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    229583500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       837154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       837154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75645.304778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75645.304778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4377                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4377                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    224378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    224378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95084125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95084125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74150.033047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74150.033047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21723.583505                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21723.583505                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       507696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         507696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    194247875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    194247875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       510459                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       510459                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70303.248281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70303.248281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38525                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38525                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99185250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99185250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68926.511466                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68926.511466                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              148397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4466                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.228168                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5394918                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5394918                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152763882500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               152765389375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1145                       # Simulator instruction rate (inst/s)
host_mem_usage                               25720796                       # Number of bytes of host memory used
host_op_rate                                     1174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                116961.71                       # Real time elapsed on the host
host_tick_rate                                 423790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133906034                       # Number of instructions simulated
sim_ops                                     137285442                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049567                       # Number of seconds simulated
sim_ticks                                 49567239375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.898499                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  340079                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               442244                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32984                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            455941                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50380                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           59939                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9559                       # Number of indirect misses.
system.cpu.branchPred.lookups                  783829                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  127637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9018                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5183591                       # Number of instructions committed
system.cpu.committedOps                       5573024                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.573647                       # CPI: cycles per instruction
system.cpu.discardedOps                         94587                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3828878                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            735338                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           340906                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7253422                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388554                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4331                       # number of quiesce instructions executed
system.cpu.numCycles                         13340733                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4180292     75.01%     75.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10248      0.18%     75.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                 832344     14.94%     90.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                550139      9.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5573024                       # Class of committed instruction
system.cpu.quiesceCycles                     65966850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6087311                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16391                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1997167                       # Transaction distribution
system.membus.trans_dist::ReadResp            2003992                       # Transaction distribution
system.membus.trans_dist::WriteReq            1209981                       # Transaction distribution
system.membus.trans_dist::WriteResp           1209981                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3159                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4952                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1440                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3030                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6328484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6328484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6438944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       243392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       243392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       485312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       619709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    202510212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    202510212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               203373313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3219438                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000039                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006256                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3219312    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     126      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3219438                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8698686170                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86459125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11060124                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16763875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           72874339                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12388930624                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           19078750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2501120                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2501120                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4177917                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4177916                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43414                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12701696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12886016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4159                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4159                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13358073                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25102                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        68222                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96441                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    203227136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    206176256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    212731933                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22529241000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.5                       # Network utilization (%)
system.acctest.local_bus.numRequests         14749752                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          776                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18197918017                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11683580000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3966491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19832454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2974868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3966491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30740304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3966491                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2974868                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6941359                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3966491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19832454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6941359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6941359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37681663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        66476                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       213932                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2080                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149536                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2974868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6941359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9916227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2974868                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1341128                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4315996                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2974868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9916227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1341128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14232223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1992790                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1992782                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1171456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1171456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6258688                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2092                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6328484                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    200278016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    202510212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3918177                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3918177    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3918177                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9423668170                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11135327000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1946233868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39664908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39664908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2025563684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39664908                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39725432                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79390340                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1985898776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     79390340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39664908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2104954024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    131727360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     72810496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    206307328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     74776576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    130416640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    205193216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2275328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     35262464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18694144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4075520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22769664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35698417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2657548850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1468923767                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4162171035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1508588676                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2631105578                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4139694253                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35698417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4166137526                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4100029345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8301865288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       243392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       246336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       243392                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       243392                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3803                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           46                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3849                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4910340                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59394                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4969734                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4910340                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4910340                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4910340                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59394                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4969734                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    127467520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        66508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         283136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127820164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       202176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     72810496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75175360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1991680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1997206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1137664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1174615                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2571608216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1341773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5712160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2578722673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4078823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39664908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1468923767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3966491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1516633989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4078823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39725432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4040531983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3966491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1341773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5712160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4095356662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3129280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000238960250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2994                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3594878                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1246764                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1997213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1174615                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1997213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1174615                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             73412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            73440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73405                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65297242190                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9985735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            117722350940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32695.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58945.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4010                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1863069                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1093047                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1997210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1174615                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1752560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 186851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11481                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.283167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.934756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.043869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5497      2.55%      2.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4756      2.21%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2957      1.37%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3809      1.77%      7.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4133      1.92%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2876      1.33%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2966      1.38%     12.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3853      1.79%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184810     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     666.994322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    905.363570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1861     62.16%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.20%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     62.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.17%     62.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.13%     62.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.10%     62.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.17%     62.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          285      9.52%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.10%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.07%     72.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.17%     72.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.13%     72.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.07%     73.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.07%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          798     26.65%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     392.324983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     84.342159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    483.497112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1763     58.88%     58.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            57      1.90%     60.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            28      0.94%     61.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.17%     61.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     61.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.20%     62.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           12      0.40%     62.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.17%     62.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.10%     62.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.13%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.13%     63.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     63.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            5      0.17%     63.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.07%     63.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     63.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     63.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.07%     63.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.07%     63.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.10%     63.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     63.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.07%     63.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           37      1.24%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1045     34.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1696-1727            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1920-1951            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2994                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127817408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75175744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127820612                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75175360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2578.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1516.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2578.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1516.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49567287125                       # Total gap between requests
system.mem_ctrls.avgGap                      15627.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    127463424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        66956                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       283008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       203712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     72809344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60523.846754981801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2571525580.347089767456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1350811.561108853901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5709577.607477962971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4109811.290050284006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39664908.209344871342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1468900526.195584535599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3966490.820934487041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1991680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1137664                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3740145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 117331751990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    210050645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    176808160                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14317211230                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  26866735720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 932444348530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4388470620                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62335.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58910.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    200048.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39974.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4532197.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    874568.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    819613.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1428538.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         106417463.174992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74275714.799994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3632367487.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1632451770.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     474543285.299898                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     992737364.774959                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     243497829.000010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7156290915.300153                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.375418                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12317700700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2681490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34570764675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9519978.757793                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2625435.555608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       352375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12471375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    111534361375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41231028000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1584238                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1584238                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1584238                       # number of overall hits
system.cpu.icache.overall_hits::total         1584238                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3803                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3803                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3803                       # number of overall misses
system.cpu.icache.overall_misses::total          3803                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164408750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164408750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164408750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164408750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1588041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1588041                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1588041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1588041                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002395                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002395                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002395                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002395                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43231.330529                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43231.330529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43231.330529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43231.330529                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3803                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3803                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3803                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3803                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158717250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158717250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158717250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158717250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002395                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002395                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002395                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002395                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41734.748882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41734.748882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41734.748882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41734.748882                       # average overall mshr miss latency
system.cpu.icache.replacements                   3641                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1584238                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1584238                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3803                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3803                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164408750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164408750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1588041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1588041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43231.330529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43231.330529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158717250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158717250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41734.748882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41734.748882                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.332468                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39696986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4079                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9732.038735                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.332468                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3179885                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3179885                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1342465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1342465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1342465                       # number of overall hits
system.cpu.dcache.overall_hits::total         1342465                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5802                       # number of overall misses
system.cpu.dcache.overall_misses::total          5802                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    424368250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    424368250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    424368250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    424368250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1348267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1348267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1348267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1348267                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73141.718373                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73141.718373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73141.718373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73141.718373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3159                       # number of writebacks
system.cpu.dcache.writebacks::total              3159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1333                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4469                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4469                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42902                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42902                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    324093625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    324093625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    324093625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324093625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95084125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95084125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003315                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003315                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003315                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003315                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72520.390468                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72520.390468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72520.390468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72520.390468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.309846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.309846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4470                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       834483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          834483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    230120375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    230120375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       837522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       837522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75722.400461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75722.400461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4377                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4377                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    224908375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    224908375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95084125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95084125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74227.186469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74227.186469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21723.583505                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21723.583505                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       507982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         507982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    194247875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    194247875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       510745                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       510745                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70303.248281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70303.248281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38525                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38525                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99185250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99185250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68926.511466                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68926.511466                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1350878                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4982                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            271.151746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5397538                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5397538                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152765389375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
