Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 15:40:31 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.354        0.000                      0                  199        0.088        0.000                      0                  199        1.858        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.354        0.000                      0                  199        0.088        0.000                      0                  199        1.858        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.465ns (18.895%)  route 1.996ns (81.105%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y158        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y158        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[8]/Q
                         net (fo=4, routed)           0.544     1.304    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[8]
    SLICE_X39Y157        LUT3 (Prop_lut3_I0_O)        0.054     1.358 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_5/O
                         net (fo=4, routed)           0.539     1.896    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_5_n_0
    SLICE_X40Y155        LUT6 (Prop_lut6_I4_O)        0.137     2.033 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_3/O
                         net (fo=6, routed)           0.558     2.591    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_3_n_0
    SLICE_X47Y153        LUT5 (Prop_lut5_I1_O)        0.051     2.642 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[8]_srl2_i_1/O
                         net (fo=1, routed)           0.356     2.998    bd_0_i/hls_inst/inst/p_0_in[8]
    SLICE_X46Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[8]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y153        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.123     5.352    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.458ns (18.062%)  route 2.078ns (81.938%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y155        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/Q
                         net (fo=7, routed)           0.514     1.274    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[2]
    SLICE_X40Y157        LUT3 (Prop_lut3_I0_O)        0.055     1.329 r  bd_0_i/hls_inst/inst/m_4_reg_649[4]_i_3/O
                         net (fo=3, routed)           0.540     1.869    bd_0_i/hls_inst/inst/m_4_reg_649[4]_i_3_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I0_O)        0.137     2.006 r  bd_0_i/hls_inst/inst/m_4_reg_649[2]_i_1/O
                         net (fo=7, routed)           0.652     2.658    bd_0_i/hls_inst/inst/m_4_reg_649[2]_i_1_n_0
    SLICE_X42Y157        LUT6 (Prop_lut6_I1_O)        0.043     2.701 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2_i_1/O
                         net (fo=1, routed)           0.372     3.073    bd_0_i/hls_inst/inst/p_0_in[42]
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[42]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.395ns (15.608%)  route 2.136ns (84.392%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y158        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y158        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/Q
                         net (fo=31, routed)          0.562     1.322    bd_0_i/hls_inst/inst/sub_ln962_reg_627[0]
    SLICE_X40Y157        LUT3 (Prop_lut3_I1_O)        0.043     1.365 r  bd_0_i/hls_inst/inst/m_4_reg_649[5]_i_2/O
                         net (fo=4, routed)           0.462     1.827    bd_0_i/hls_inst/inst/m_4_reg_649[5]_i_2_n_0
    SLICE_X39Y156        LUT6 (Prop_lut6_I0_O)        0.043     1.870 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.235     2.105    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4_n_0
    SLICE_X41Y156        LUT6 (Prop_lut6_I5_O)        0.043     2.148 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.520     2.668    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2_n_0
    SLICE_X47Y153        LUT3 (Prop_lut3_I2_O)        0.043     2.711 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2_i_1/O
                         net (fo=1, routed)           0.356     3.068    bd_0_i/hls_inst/inst/p_0_in[7]
    SLICE_X46Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y153        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.404ns (16.876%)  route 1.990ns (83.124%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y158        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y158        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/Q
                         net (fo=31, routed)          0.562     1.322    bd_0_i/hls_inst/inst/sub_ln962_reg_627[0]
    SLICE_X40Y157        LUT3 (Prop_lut3_I1_O)        0.043     1.365 r  bd_0_i/hls_inst/inst/m_4_reg_649[5]_i_2/O
                         net (fo=4, routed)           0.462     1.827    bd_0_i/hls_inst/inst/m_4_reg_649[5]_i_2_n_0
    SLICE_X39Y156        LUT6 (Prop_lut6_I0_O)        0.043     1.870 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.235     2.105    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[47]_srl2_i_4_n_0
    SLICE_X41Y156        LUT6 (Prop_lut6_I5_O)        0.043     2.148 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.427     2.575    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_2_n_0
    SLICE_X47Y155        LUT5 (Prop_lut5_I2_O)        0.052     2.627 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2_i_1/O
                         net (fo=1, routed)           0.304     2.931    bd_0_i/hls_inst/inst/p_0_in[39]
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.124     5.351    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                          5.351    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.458ns (18.705%)  route 1.991ns (81.295%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y155        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/Q
                         net (fo=7, routed)           0.514     1.274    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[2]
    SLICE_X40Y157        LUT3 (Prop_lut3_I0_O)        0.055     1.329 r  bd_0_i/hls_inst/inst/m_4_reg_649[4]_i_3/O
                         net (fo=3, routed)           0.540     1.869    bd_0_i/hls_inst/inst/m_4_reg_649[4]_i_3_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I0_O)        0.137     2.006 r  bd_0_i/hls_inst/inst/m_4_reg_649[2]_i_1/O
                         net (fo=7, routed)           0.566     2.572    bd_0_i/hls_inst/inst/m_4_reg_649[2]_i_1_n_0
    SLICE_X42Y157        LUT6 (Prop_lut6_I1_O)        0.043     2.615 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2_i_1/O
                         net (fo=1, routed)           0.370     2.986    bd_0_i/hls_inst/inst/p_0_in[26]
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[26]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.489ns (20.329%)  route 1.916ns (79.671%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y160        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[15]/Q
                         net (fo=10, routed)          0.747     1.543    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[15]
    SLICE_X40Y156        LUT3 (Prop_lut3_I2_O)        0.051     1.594 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_4/O
                         net (fo=2, routed)           0.247     1.841    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_4_n_0
    SLICE_X40Y156        LUT6 (Prop_lut6_I0_O)        0.136     1.977 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_2/O
                         net (fo=5, routed)           0.647     2.623    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_2_n_0
    SLICE_X41Y153        LUT6 (Prop_lut6_I1_O)        0.043     2.666 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[18]_srl2_i_1/O
                         net (fo=1, routed)           0.276     2.942    bd_0_i/hls_inst/inst/p_0_in[18]
    SLICE_X42Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y153        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[18]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X42Y153        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[36]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.451ns (18.736%)  route 1.956ns (81.264%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y158        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y158        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_627_reg[0]/Q
                         net (fo=31, routed)          0.562     1.322    bd_0_i/hls_inst/inst/sub_ln962_reg_627[0]
    SLICE_X40Y157        LUT3 (Prop_lut3_I1_O)        0.049     1.371 r  bd_0_i/hls_inst/inst/m_4_reg_649[6]_i_4/O
                         net (fo=4, routed)           0.512     1.883    bd_0_i/hls_inst/inst/m_4_reg_649[6]_i_4_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I0_O)        0.136     2.019 r  bd_0_i/hls_inst/inst/m_4_reg_649[4]_i_1/O
                         net (fo=6, routed)           0.519     2.539    bd_0_i/hls_inst/inst/m_4_reg_649[4]_i_1_n_0
    SLICE_X48Y155        LUT6 (Prop_lut6_I0_O)        0.043     2.582 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[36]_srl2_i_1/O
                         net (fo=1, routed)           0.362     2.944    bd_0_i/hls_inst/inst/p_0_in[36]
    SLICE_X42Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[36]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[36]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X42Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     5.449    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[36]_srl2
  -------------------------------------------------------------------
                         required time                          5.449    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.458ns (19.284%)  route 1.917ns (80.716%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y155        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[2]/Q
                         net (fo=7, routed)           0.514     1.274    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[2]
    SLICE_X40Y157        LUT3 (Prop_lut3_I0_O)        0.055     1.329 r  bd_0_i/hls_inst/inst/m_4_reg_649[4]_i_3/O
                         net (fo=3, routed)           0.540     1.869    bd_0_i/hls_inst/inst/m_4_reg_649[4]_i_3_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I0_O)        0.137     2.006 r  bd_0_i/hls_inst/inst/m_4_reg_649[2]_i_1/O
                         net (fo=7, routed)           0.661     2.667    bd_0_i/hls_inst/inst/m_4_reg_649[2]_i_1_n_0
    SLICE_X42Y157        LUT6 (Prop_lut6_I0_O)        0.043     2.710 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_1/O
                         net (fo=1, routed)           0.202     2.912    bd_0_i/hls_inst/inst/p_0_in[50]
    SLICE_X42Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X42Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.457ns (19.290%)  route 1.912ns (80.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y158        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y158        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[8]/Q
                         net (fo=4, routed)           0.544     1.304    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[8]
    SLICE_X39Y157        LUT3 (Prop_lut3_I0_O)        0.054     1.358 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_5/O
                         net (fo=4, routed)           0.539     1.896    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[50]_srl2_i_5_n_0
    SLICE_X40Y155        LUT6 (Prop_lut6_I4_O)        0.137     2.033 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_3/O
                         net (fo=6, routed)           0.529     2.562    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_3_n_0
    SLICE_X47Y154        LUT6 (Prop_lut6_I0_O)        0.043     2.605 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[24]_srl2_i_1/O
                         net (fo=1, routed)           0.301     2.906    bd_0_i/hls_inst/inst/p_0_in[24]
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[24]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[24]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.352ns (14.942%)  route 2.004ns (85.058%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y158        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[12]/Q
                         net (fo=7, routed)           0.770     1.530    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[12]
    SLICE_X40Y156        LUT3 (Prop_lut3_I1_O)        0.043     1.573 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_4/O
                         net (fo=2, routed)           0.368     1.942    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_4_n_0
    SLICE_X40Y156        LUT5 (Prop_lut5_I0_O)        0.043     1.985 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_2/O
                         net (fo=5, routed)           0.575     2.560    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_2_n_0
    SLICE_X40Y153        LUT6 (Prop_lut6_I0_O)        0.043     2.603 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2_i_1/O
                         net (fo=1, routed)           0.290     2.893    bd_0_i/hls_inst/inst/p_0_in[48]
    SLICE_X42Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X42Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[48]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  2.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y159        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[11]/Q
                         net (fo=4, routed)           0.100     0.466    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[11]
    SLICE_X38Y158        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y158        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[9]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y158        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.771%)  route 0.105ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y159        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[10]/Q
                         net (fo=4, routed)           0.105     0.471    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[10]
    SLICE_X38Y158        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y158        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[8]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y158        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.372    bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[8]_srl3
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.191%)  route 0.176ns (63.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y158        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[9]/Q
                         net (fo=4, routed)           0.176     0.543    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[9]
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[7]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln4_reg_602_pp0_iter4_reg_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.353%)  route 0.103ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y160        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[15]/Q
                         net (fo=10, routed)          0.103     0.487    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[15]
    SLICE_X38Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln4_reg_602_pp0_iter4_reg_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln4_reg_602_pp0_iter4_reg_reg[10]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.375    bd_0_i/hls_inst/inst/trunc_ln4_reg_602_pp0_iter4_reg_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.878%)  route 0.109ns (48.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[3]/Q
                         net (fo=5, routed)           0.109     0.494    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg[3]
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[1]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter4_reg_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y161        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y161        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[56]/Q
                         net (fo=1, routed)           0.095     0.461    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[11]
    SLICE_X43Y161        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X43Y161        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/C
                         clock pessimism              0.000     0.280    
    SLICE_X43Y161        FDRE (Hold_fdre_C_D)         0.043     0.323    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y160        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y160        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[52]/Q
                         net (fo=1, routed)           0.095     0.461    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[7]
    SLICE_X43Y159        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X43Y159        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/C
                         clock pessimism              0.000     0.280    
    SLICE_X43Y159        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y159        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_566_reg[10]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/in_read_reg_566[10]
    SLICE_X39Y159        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y159        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[10]/C
                         clock pessimism              0.000     0.280    
    SLICE_X39Y159        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_566_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.612%)  route 0.098ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y158        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_566_reg[9]/Q
                         net (fo=1, routed)           0.098     0.464    bd_0_i/hls_inst/inst/in_read_reg_566[9]
    SLICE_X36Y158        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y158        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[9]/C
                         clock pessimism              0.000     0.280    
    SLICE_X36Y158        FDRE (Hold_fdre_C_D)         0.038     0.318    bd_0_i/hls_inst/inst/in_read_reg_566_pp0_iter1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y155        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[3]/Q
                         net (fo=1, routed)           0.101     0.468    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[3]
    SLICE_X43Y153        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=218, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X43Y153        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[3]/C
                         clock pessimism              0.000     0.280    
    SLICE_X43Y153        FDRE (Hold_fdre_C_D)         0.041     0.321    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X42Y161  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_597_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln1549_reg_637_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln938_reg_644_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X43Y160  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[53]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X43Y161  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[55]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y157  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter5_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y157  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter5_reg_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y157  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter5_reg_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y157  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_612_pp0_iter5_reg_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X46Y153  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X42Y161  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_597_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X42Y161  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_597_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln1549_reg_637_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln1549_reg_637_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln938_reg_644_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln938_reg_644_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y153  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y153  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y153  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y153  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X42Y161  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_597_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X42Y161  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_597_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln1549_reg_637_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln1549_reg_637_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln938_reg_644_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y158  bd_0_i/hls_inst/inst/icmp_ln938_reg_644_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y153  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y153  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y153  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y153  bd_0_i/hls_inst/inst/p_Result_7_reg_664_reg[11]_srl2/CLK



