[14:44:11.843] <TB0>     INFO: *** Welcome to pxar ***
[14:44:11.843] <TB0>     INFO: *** Today: 2016/09/26
[14:44:11.850] <TB0>     INFO: *** Version: 47bc-dirty
[14:44:11.850] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C15.dat
[14:44:11.851] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:44:11.851] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//defaultMaskFile.dat
[14:44:11.851] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters_C15.dat
[14:44:11.924] <TB0>     INFO:         clk: 4
[14:44:11.924] <TB0>     INFO:         ctr: 4
[14:44:11.924] <TB0>     INFO:         sda: 19
[14:44:11.924] <TB0>     INFO:         tin: 9
[14:44:11.924] <TB0>     INFO:         level: 15
[14:44:11.924] <TB0>     INFO:         triggerdelay: 0
[14:44:11.924] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:44:11.924] <TB0>     INFO: Log level: DEBUG
[14:44:11.935] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:44:11.947] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:44:11.950] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:44:11.952] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:44:13.506] <TB0>     INFO: DUT info: 
[14:44:13.506] <TB0>     INFO: The DUT currently contains the following objects:
[14:44:13.506] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:44:13.506] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:44:13.506] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:44:13.506] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:44:13.506] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.506] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:44:13.507] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:44:13.508] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:44:13.519] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31039488
[14:44:13.519] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1306310
[14:44:13.519] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1278770
[14:44:13.519] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fb2b1d94010
[14:44:13.519] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fb2b7fff510
[14:44:13.519] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31105024 fPxarMemory = 0x7fb2b1d94010
[14:44:13.520] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[14:44:13.521] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[14:44:13.521] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[14:44:13.521] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:44:13.922] <TB0>     INFO: enter 'restricted' command line mode
[14:44:13.922] <TB0>     INFO: enter test to run
[14:44:13.922] <TB0>     INFO:   test: FPIXTest no parameter change
[14:44:13.922] <TB0>     INFO:   running: fpixtest
[14:44:13.922] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:44:13.925] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:44:13.925] <TB0>     INFO: ######################################################################
[14:44:13.925] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:44:13.925] <TB0>     INFO: ######################################################################
[14:44:13.928] <TB0>     INFO: ######################################################################
[14:44:13.928] <TB0>     INFO: PixTestPretest::doTest()
[14:44:13.928] <TB0>     INFO: ######################################################################
[14:44:13.931] <TB0>     INFO:    ----------------------------------------------------------------------
[14:44:13.931] <TB0>     INFO:    PixTestPretest::programROC() 
[14:44:13.931] <TB0>     INFO:    ----------------------------------------------------------------------
[14:44:31.948] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:44:31.948] <TB0>     INFO: IA differences per ROC:  19.3 16.9 16.9 18.5 18.5 18.5 18.5 16.9 15.3 16.9 16.9 19.3 18.5 17.7 18.5 20.1
[14:44:32.014] <TB0>     INFO:    ----------------------------------------------------------------------
[14:44:32.014] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:44:32.014] <TB0>     INFO:    ----------------------------------------------------------------------
[14:44:33.267] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 0.8 mA
[14:44:33.769] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:44:34.270] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:44:34.772] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:44:35.274] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:44:35.775] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:44:36.277] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:44:36.779] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:44:37.281] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:44:37.782] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:44:38.284] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:44:38.786] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:44:39.287] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:44:39.789] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:44:40.291] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:44:40.793] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:44:41.046] <TB0>     INFO: Idig [mA/ROC]: 0.8 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 
[14:44:41.046] <TB0>     INFO: Test took 9035 ms.
[14:44:41.046] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:44:41.078] <TB0>     INFO:    ----------------------------------------------------------------------
[14:44:41.078] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:44:41.078] <TB0>     INFO:    ----------------------------------------------------------------------
[14:44:41.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[14:44:41.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[14:44:41.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[14:44:41.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[14:44:41.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[14:44:41.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[14:44:41.786] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[14:44:41.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  80 Ia 24.6187 mA
[14:44:41.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[14:44:42.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[14:44:42.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  79 Ia 24.6187 mA
[14:44:42.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  76 Ia 23.0188 mA
[14:44:42.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  82 Ia 25.4188 mA
[14:44:42.492] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[14:44:42.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[14:44:42.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  86 Ia 24.6187 mA
[14:44:42.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 23.8187 mA
[14:44:42.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[14:44:42.995] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 24.6187 mA
[14:44:43.096] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  82 Ia 23.8187 mA
[14:44:43.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  83 Ia 23.8187 mA
[14:44:43.297] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  84 Ia 24.6187 mA
[14:44:43.399] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  81 Ia 23.8187 mA
[14:44:43.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  82 Ia 23.8187 mA
[14:44:43.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  83 Ia 23.8187 mA
[14:44:43.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.2188 mA
[14:44:43.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 24.6187 mA
[14:44:43.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  86 Ia 24.6187 mA
[14:44:44.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  83 Ia 23.8187 mA
[14:44:44.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  84 Ia 23.8187 mA
[14:44:44.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  85 Ia 23.8187 mA
[14:44:44.307] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  86 Ia 24.6187 mA
[14:44:44.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  83 Ia 23.8187 mA
[14:44:44.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  84 Ia 23.8187 mA
[14:44:44.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  85 Ia 24.6187 mA
[14:44:44.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 23.8187 mA
[14:44:44.810] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  83 Ia 23.8187 mA
[14:44:44.911] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[14:44:45.012] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[14:44:45.113] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 24.6187 mA
[14:44:45.214] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  77 Ia 23.8187 mA
[14:44:45.315] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[14:44:45.415] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  79 Ia 23.8187 mA
[14:44:45.517] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  80 Ia 24.6187 mA
[14:44:45.618] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[14:44:45.718] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  78 Ia 23.8187 mA
[14:44:45.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  79 Ia 23.8187 mA
[14:44:45.920] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  80 Ia 24.6187 mA
[14:44:46.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[14:44:46.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[14:44:46.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[14:44:46.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 23.8187 mA
[14:44:46.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  81 Ia 24.6187 mA
[14:44:46.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[14:44:46.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[14:44:46.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  80 Ia 23.8187 mA
[14:44:46.828] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 24.6187 mA
[14:44:46.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  78 Ia 23.0188 mA
[14:44:47.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  84 Ia 24.6187 mA
[14:44:47.130] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  81 Ia 24.6187 mA
[14:44:47.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  78 Ia 23.8187 mA
[14:44:47.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[14:44:47.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[14:44:47.535] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 23.8187 mA
[14:44:47.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 24.6187 mA
[14:44:47.736] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.0188 mA
[14:44:47.837] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  84 Ia 24.6187 mA
[14:44:47.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  81 Ia 24.6187 mA
[14:44:48.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  78 Ia 23.0188 mA
[14:44:48.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  84 Ia 25.4188 mA
[14:44:48.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  77 Ia 23.0188 mA
[14:44:48.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  83 Ia 24.6187 mA
[14:44:48.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  80 Ia 23.8187 mA
[14:44:48.542] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[14:44:48.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[14:44:48.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8187 mA
[14:44:48.844] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 24.6187 mA
[14:44:48.945] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  79 Ia 23.0188 mA
[14:44:49.046] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 25.4188 mA
[14:44:49.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  78 Ia 23.0188 mA
[14:44:49.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  84 Ia 24.6187 mA
[14:44:49.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  81 Ia 24.6187 mA
[14:44:49.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  78 Ia 23.0188 mA
[14:44:49.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  84 Ia 24.6187 mA
[14:44:49.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  81 Ia 24.6187 mA
[14:44:49.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.2188 mA
[14:44:49.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 24.6187 mA
[14:44:49.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  86 Ia 24.6187 mA
[14:44:50.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  83 Ia 23.8187 mA
[14:44:50.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  84 Ia 23.8187 mA
[14:44:50.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 23.8187 mA
[14:44:50.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  86 Ia 23.8187 mA
[14:44:50.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  87 Ia 24.6187 mA
[14:44:50.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  84 Ia 23.8187 mA
[14:44:50.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  85 Ia 23.8187 mA
[14:44:50.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  86 Ia 23.8187 mA
[14:44:50.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  87 Ia 24.6187 mA
[14:44:50.962] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 19.8187 mA
[14:44:51.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana 103 Ia 24.6187 mA
[14:44:51.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana 100 Ia 23.8187 mA
[14:44:51.264] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana 101 Ia 24.6187 mA
[14:44:51.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  98 Ia 23.8187 mA
[14:44:51.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  99 Ia 23.8187 mA
[14:44:51.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana 100 Ia 23.8187 mA
[14:44:51.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana 101 Ia 24.6187 mA
[14:44:51.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  98 Ia 23.8187 mA
[14:44:51.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  99 Ia 23.8187 mA
[14:44:51.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana 100 Ia 23.8187 mA
[14:44:52.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana 101 Ia 24.6187 mA
[14:44:52.171] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.4188 mA
[14:44:52.272] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  94 Ia 24.6187 mA
[14:44:52.372] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  91 Ia 23.8187 mA
[14:44:52.473] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  92 Ia 23.8187 mA
[14:44:52.574] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  93 Ia 23.8187 mA
[14:44:52.674] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  94 Ia 24.6187 mA
[14:44:52.775] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  91 Ia 23.8187 mA
[14:44:52.875] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  92 Ia 23.8187 mA
[14:44:52.976] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  93 Ia 24.6187 mA
[14:44:53.077] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  90 Ia 23.8187 mA
[14:44:53.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  91 Ia 24.6187 mA
[14:44:53.279] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  88 Ia 23.8187 mA
[14:44:53.380] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.4188 mA
[14:44:53.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  94 Ia 25.4188 mA
[14:44:53.581] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 23.8187 mA
[14:44:53.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  88 Ia 23.8187 mA
[14:44:53.783] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  89 Ia 23.8187 mA
[14:44:53.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  90 Ia 23.8187 mA
[14:44:53.984] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  91 Ia 24.6187 mA
[14:44:54.085] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  88 Ia 23.8187 mA
[14:44:54.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  89 Ia 23.8187 mA
[14:44:54.286] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  90 Ia 24.6187 mA
[14:44:54.387] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  87 Ia 23.8187 mA
[14:44:54.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  88 Ia 23.8187 mA
[14:44:54.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.6187 mA
[14:44:54.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.0188 mA
[14:44:54.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 25.4188 mA
[14:44:54.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  74 Ia 23.0188 mA
[14:44:54.992] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  80 Ia 24.6187 mA
[14:44:55.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  77 Ia 23.8187 mA
[14:44:55.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  78 Ia 23.8187 mA
[14:44:55.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  79 Ia 24.6187 mA
[14:44:55.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  76 Ia 23.8187 mA
[14:44:55.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  77 Ia 23.8187 mA
[14:44:55.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  78 Ia 23.8187 mA
[14:44:55.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  79 Ia 24.6187 mA
[14:44:55.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[14:44:55.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[14:44:55.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 23.8187 mA
[14:44:56.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  81 Ia 24.6187 mA
[14:44:56.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.0188 mA
[14:44:56.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  84 Ia 25.4188 mA
[14:44:56.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  77 Ia 23.0188 mA
[14:44:56.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  83 Ia 25.4188 mA
[14:44:56.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  76 Ia 23.0188 mA
[14:44:56.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  82 Ia 24.6187 mA
[14:44:56.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  79 Ia 23.8187 mA
[14:44:56.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 23.8187 mA
[14:44:57.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[14:44:57.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6187 mA
[14:44:57.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8187 mA
[14:44:57.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.8187 mA
[14:44:57.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 24.6187 mA
[14:44:57.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  80 Ia 23.8187 mA
[14:44:57.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  81 Ia 23.8187 mA
[14:44:57.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 24.6187 mA
[14:44:57.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  79 Ia 23.8187 mA
[14:44:57.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 23.8187 mA
[14:44:58.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  81 Ia 23.8187 mA
[14:44:58.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 23.8187 mA
[14:44:58.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[14:44:58.319] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.6187 mA
[14:44:58.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  81 Ia 23.8187 mA
[14:44:58.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 24.6187 mA
[14:44:58.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  79 Ia 23.0188 mA
[14:44:58.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 24.6187 mA
[14:44:58.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  82 Ia 24.6187 mA
[14:44:58.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  79 Ia 23.0188 mA
[14:44:59.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  85 Ia 24.6187 mA
[14:44:59.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  82 Ia 24.6187 mA
[14:44:59.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  79 Ia 23.0188 mA
[14:44:59.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  85 Ia 24.6187 mA
[14:44:59.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[14:44:59.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[14:44:59.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[14:44:59.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 24.6187 mA
[14:44:59.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  74 Ia 23.8187 mA
[14:44:59.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[14:45:00.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[14:45:00.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  77 Ia 24.6187 mA
[14:45:00.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  74 Ia 23.8187 mA
[14:45:00.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[14:45:00.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  76 Ia 24.6187 mA
[14:45:00.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  73 Ia 23.8187 mA
[14:45:00.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[14:45:00.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  83
[14:45:00.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  83
[14:45:00.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  77
[14:45:00.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[14:45:00.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  80
[14:45:00.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[14:45:00.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  87
[14:45:00.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana 101
[14:45:00.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  88
[14:45:00.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[14:45:00.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  79
[14:45:00.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[14:45:00.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[14:45:00.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  85
[14:45:00.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  73
[14:45:02.399] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[14:45:02.399] <TB0>     INFO: i(loss) [mA/ROC]:     21.7  20.9  20.9  20.1  20.1  20.9  20.9  20.9  20.9  19.3  20.1  20.9  20.9  20.9  20.9  20.1
[14:45:02.434] <TB0>     INFO:    ----------------------------------------------------------------------
[14:45:02.434] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:45:02.434] <TB0>     INFO:    ----------------------------------------------------------------------
[14:45:02.569] <TB0>     INFO: Expecting 231680 events.
[14:45:10.648] <TB0>     INFO: 231680 events read in total (7362ms).
[14:45:10.796] <TB0>     INFO: Test took 8359ms.
[14:45:10.999] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 106 and Delta(CalDel) = 62
[14:45:11.002] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:45:11.006] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 82 and Delta(CalDel) = 64
[14:45:11.009] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 61
[14:45:11.013] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 102 and Delta(CalDel) = 62
[14:45:11.016] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 58
[14:45:11.020] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:45:11.023] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 104 and Delta(CalDel) = 61
[14:45:11.026] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 107 and Delta(CalDel) = 58
[14:45:11.030] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:45:11.033] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 57
[14:45:11.037] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 58
[14:45:11.040] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 61
[14:45:11.044] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 63
[14:45:11.047] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 116 and Delta(CalDel) = 58
[14:45:11.051] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 87 and Delta(CalDel) = 60
[14:45:11.092] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:45:11.131] <TB0>     INFO:    ----------------------------------------------------------------------
[14:45:11.131] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:45:11.131] <TB0>     INFO:    ----------------------------------------------------------------------
[14:45:11.269] <TB0>     INFO: Expecting 231680 events.
[14:45:19.347] <TB0>     INFO: 231680 events read in total (7363ms).
[14:45:19.352] <TB0>     INFO: Test took 8215ms.
[14:45:19.374] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[14:45:19.685] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[14:45:19.688] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 32
[14:45:19.692] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 31
[14:45:19.696] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[14:45:19.700] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[14:45:19.703] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:45:19.707] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[14:45:19.711] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[14:45:19.714] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:45:19.718] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[14:45:19.722] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28
[14:45:19.726] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[14:45:19.729] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[14:45:19.733] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[14:45:19.737] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:45:19.773] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:45:19.773] <TB0>     INFO: CalDel:      141   132   157   125   129   128   133   130   118   133   115   120   128   144   120   127
[14:45:19.774] <TB0>     INFO: VthrComp:     51    51    51    51    86    51    51    51    51    51    51    51    51    51    51    51
[14:45:19.777] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C0.dat
[14:45:19.777] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C1.dat
[14:45:19.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C2.dat
[14:45:19.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C3.dat
[14:45:19.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C4.dat
[14:45:19.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C5.dat
[14:45:19.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C6.dat
[14:45:19.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C7.dat
[14:45:19.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C8.dat
[14:45:19.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C9.dat
[14:45:19.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C10.dat
[14:45:19.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C11.dat
[14:45:19.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C12.dat
[14:45:19.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C13.dat
[14:45:19.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C14.dat
[14:45:19.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C15.dat
[14:45:19.779] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:45:19.779] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:45:19.779] <TB0>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[14:45:19.779] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:45:19.864] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:45:19.864] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:45:19.864] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:45:19.864] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:45:19.867] <TB0>     INFO: ######################################################################
[14:45:19.867] <TB0>     INFO: PixTestTiming::doTest()
[14:45:19.867] <TB0>     INFO: ######################################################################
[14:45:19.867] <TB0>     INFO:    ----------------------------------------------------------------------
[14:45:19.867] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:45:19.867] <TB0>     INFO:    ----------------------------------------------------------------------
[14:45:19.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:45:21.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:45:24.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:45:26.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:45:46.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:45:49.017] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:45:51.290] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:45:53.563] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:45:55.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:45:58.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:46:00.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:46:02.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:46:04.929] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:46:07.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:46:09.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:46:11.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:46:14.022] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:46:15.729] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:46:18.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:46:20.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:46:22.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:46:24.941] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:46:27.214] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:46:29.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:46:31.761] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:46:44.162] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:46:46.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:46:49.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:46:51.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:46:54.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:47:06.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:47:09.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:47:11.998] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:47:24.377] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:47:36.797] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:47:49.187] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:48:00.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:48:12.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:48:24.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:48:36.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:48:48.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:48:50.997] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:48:52.518] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:49:04.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:49:17.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:49:18.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:49:31.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:49:32.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:49:44.989] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:49:47.261] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:49:49.534] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:49:52.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:49:55.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:49:57.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:49:59.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:50:02.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:50:04.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:50:06.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:50:08.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:50:11.119] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:50:13.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:50:15.666] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:50:20.380] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:50:22.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:50:24.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:50:27.201] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:50:29.474] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:50:31.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:50:34.020] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:50:36.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:50:38.566] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:50:40.840] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:50:43.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:50:45.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:50:47.660] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:50:49.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:50:52.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:50:54.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:50:56.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:50:59.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:51:01.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:51:02.820] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:51:04.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:51:05.859] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:51:07.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:51:08.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:51:10.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:51:11.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:51:13.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:51:14.977] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:51:16.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:51:18.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:51:19.541] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:51:21.062] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:51:22.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:51:24.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:51:25.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:51:27.147] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:51:28.669] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:51:30.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:51:31.709] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:51:33.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:51:34.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:51:36.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:51:37.793] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:51:40.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:51:41.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:51:43.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:51:44.628] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:51:46.148] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:51:47.669] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:51:49.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:51:50.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:51:52.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:51:55.256] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:52:09.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:52:12.154] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:52:14.427] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:52:16.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:52:18.973] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:52:21.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:52:23.519] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:52:25.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:52:28.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:52:30.340] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:52:32.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:52:46.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:52:49.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:52:51.886] <TB0>     INFO: TBM Phase Settings: 252
[14:52:51.886] <TB0>     INFO: 400MHz Phase: 7
[14:52:51.886] <TB0>     INFO: 160MHz Phase: 7
[14:52:51.886] <TB0>     INFO: Functional Phase Area: 4
[14:52:51.889] <TB0>     INFO: Test took 452022 ms.
[14:52:51.889] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:52:51.889] <TB0>     INFO:    ----------------------------------------------------------------------
[14:52:51.889] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:52:51.889] <TB0>     INFO:    ----------------------------------------------------------------------
[14:52:51.889] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:52:56.601] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:52:58.309] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:52:59.828] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:53:01.347] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:53:02.867] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:53:04.386] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:53:05.905] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:53:09.681] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:53:14.208] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:53:15.727] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:53:17.247] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:53:18.766] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:53:20.285] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:53:21.805] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:53:23.324] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:53:27.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:53:33.130] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:53:35.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:53:37.677] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:53:39.951] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:53:42.224] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:53:44.497] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:53:46.770] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:53:50.921] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:53:56.388] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:53:58.661] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:54:00.934] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:54:03.208] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:54:05.481] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:54:07.755] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:54:10.028] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:54:13.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:54:19.458] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:54:21.731] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:54:24.004] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:54:26.277] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:54:28.550] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:54:30.823] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:54:33.097] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:54:36.308] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:54:41.023] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:54:43.296] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:54:45.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:54:47.842] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:54:50.116] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:54:52.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:54:54.663] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:54:58.249] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:55:02.965] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:55:05.237] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:55:07.510] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:55:09.784] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:55:12.058] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:55:14.331] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:55:16.605] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:55:20.193] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:55:25.095] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:55:26.614] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:55:28.134] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:55:29.654] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:55:31.173] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:55:32.692] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:55:34.212] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:55:37.806] <TB0>     INFO: ROC Delay Settings: 227
[14:55:37.806] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:55:37.806] <TB0>     INFO: ROC Port 0 Delay: 3
[14:55:37.806] <TB0>     INFO: ROC Port 1 Delay: 4
[14:55:37.806] <TB0>     INFO: Functional ROC Area: 5
[14:55:37.809] <TB0>     INFO: Test took 165920 ms.
[14:55:37.809] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:55:37.809] <TB0>     INFO:    ----------------------------------------------------------------------
[14:55:37.809] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:55:37.809] <TB0>     INFO:    ----------------------------------------------------------------------
[14:55:38.948] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4039 4038 4038 4039 4038 4039 4039 4039 e062 c000 a101 8000 4039 4039 4039 4039 4039 4039 403b 4039 e062 c000 
[14:55:38.948] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4038 4039 4038 4038 4039 4038 4038 4038 e022 c000 a102 8040 4039 4039 4039 403b 4039 4038 4039 4039 e022 c000 
[14:55:38.948] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4038 4038 4039 4038 4038 4038 4038 4038 e022 c000 a103 80b1 4038 4038 4038 4039 4038 4038 4039 4038 e022 c000 
[14:55:38.948] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:55:52.917] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:52.917] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:56:07.091] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:07.091] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:56:21.131] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:21.131] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:56:35.066] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:35.066] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:56:49.148] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:49.148] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:57:03.096] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:03.096] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:57:17.003] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:17.004] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:57:31.011] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:31.011] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:57:45.053] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:45.053] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:57:58.759] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:59.143] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:59.156] <TB0>     INFO: Decoding statistics:
[14:57:59.156] <TB0>     INFO:   General information:
[14:57:59.156] <TB0>     INFO: 	 16bit words read:         240000000
[14:57:59.156] <TB0>     INFO: 	 valid events total:       20000000
[14:57:59.156] <TB0>     INFO: 	 empty events:             20000000
[14:57:59.157] <TB0>     INFO: 	 valid events with pixels: 0
[14:57:59.157] <TB0>     INFO: 	 valid pixel hits:         0
[14:57:59.157] <TB0>     INFO:   Event errors: 	           0
[14:57:59.157] <TB0>     INFO: 	 start marker:             0
[14:57:59.157] <TB0>     INFO: 	 stop marker:              0
[14:57:59.157] <TB0>     INFO: 	 overflow:                 0
[14:57:59.157] <TB0>     INFO: 	 invalid 5bit words:       0
[14:57:59.157] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:57:59.157] <TB0>     INFO:   TBM errors: 		           0
[14:57:59.157] <TB0>     INFO: 	 flawed TBM headers:       0
[14:57:59.157] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:57:59.157] <TB0>     INFO: 	 event ID mismatches:      0
[14:57:59.157] <TB0>     INFO:   ROC errors: 		           0
[14:57:59.157] <TB0>     INFO: 	 missing ROC header(s):    0
[14:57:59.157] <TB0>     INFO: 	 misplaced readback start: 0
[14:57:59.157] <TB0>     INFO:   Pixel decoding errors:	   0
[14:57:59.158] <TB0>     INFO: 	 pixel data incomplete:    0
[14:57:59.158] <TB0>     INFO: 	 pixel address:            0
[14:57:59.158] <TB0>     INFO: 	 pulse height fill bit:    0
[14:57:59.158] <TB0>     INFO: 	 buffer corruption:        0
[14:57:59.158] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:59.158] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:57:59.158] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:59.158] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:59.158] <TB0>     INFO:    Read back bit status: 1
[14:57:59.158] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:59.158] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:59.158] <TB0>     INFO:    Timings are good!
[14:57:59.158] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:59.158] <TB0>     INFO: Test took 141349 ms.
[14:57:59.158] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:57:59.159] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:57:59.159] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:57:59.159] <TB0>     INFO: PixTestTiming::doTest took 759295 ms.
[14:57:59.159] <TB0>     INFO: PixTestTiming::doTest() done
[14:57:59.159] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:57:59.159] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:57:59.159] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:57:59.160] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:57:59.160] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:57:59.160] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:57:59.161] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:57:59.512] <TB0>     INFO: ######################################################################
[14:57:59.512] <TB0>     INFO: PixTestAlive::doTest()
[14:57:59.512] <TB0>     INFO: ######################################################################
[14:57:59.515] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:59.515] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:57:59.515] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:59.517] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:57:59.859] <TB0>     INFO: Expecting 41600 events.
[14:58:03.824] <TB0>     INFO: 41600 events read in total (3250ms).
[14:58:03.824] <TB0>     INFO: Test took 4307ms.
[14:58:03.832] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:03.832] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:58:03.832] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:58:04.207] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:58:04.207] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    1    0    0    0    0    4    0    0    0    0
[14:58:04.207] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    1    0    1    0    0    0    0    4    0    0    0    0
[14:58:04.210] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:04.210] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:04.210] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:04.211] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:04.553] <TB0>     INFO: Expecting 41600 events.
[14:58:07.458] <TB0>     INFO: 41600 events read in total (2190ms).
[14:58:07.458] <TB0>     INFO: Test took 3247ms.
[14:58:07.458] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:07.458] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:58:07.459] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:58:07.459] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:58:07.862] <TB0>     INFO: PixTestAlive::maskTest() done
[14:58:07.862] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:07.865] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:07.865] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:07.865] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:07.867] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:08.209] <TB0>     INFO: Expecting 41600 events.
[14:58:12.201] <TB0>     INFO: 41600 events read in total (3277ms).
[14:58:12.202] <TB0>     INFO: Test took 4335ms.
[14:58:12.210] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:12.210] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:58:12.210] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:58:12.586] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:58:12.586] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:12.586] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:58:12.586] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:58:12.594] <TB0>     INFO: ######################################################################
[14:58:12.594] <TB0>     INFO: PixTestTrim::doTest()
[14:58:12.594] <TB0>     INFO: ######################################################################
[14:58:12.597] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:12.597] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:58:12.597] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:12.673] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:58:12.673] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:58:12.686] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:12.686] <TB0>     INFO:     run 1 of 1
[14:58:12.686] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:13.029] <TB0>     INFO: Expecting 5025280 events.
[14:58:57.987] <TB0>     INFO: 1409752 events read in total (44243ms).
[14:59:41.784] <TB0>     INFO: 2805952 events read in total (88040ms).
[15:00:25.657] <TB0>     INFO: 4211776 events read in total (131914ms).
[15:00:51.173] <TB0>     INFO: 5025280 events read in total (157429ms).
[15:00:51.209] <TB0>     INFO: Test took 158523ms.
[15:00:51.264] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:51.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:52.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:00:54.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:00:55.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:00:56.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:00:57.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:59.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:00.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:02.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:03.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:04.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:06.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:07.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:08.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:10.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:11.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:12.875] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235663360
[15:01:12.879] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.337 minThrLimit = 105.262 minThrNLimit = 130.773 -> result = 105.337 -> 105
[15:01:12.880] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3466 minThrLimit = 96.3332 minThrNLimit = 118.143 -> result = 96.3466 -> 96
[15:01:12.880] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4741 minThrLimit = 91.4603 minThrNLimit = 111.197 -> result = 91.4741 -> 91
[15:01:12.881] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.89 minThrLimit = 102.885 minThrNLimit = 125.631 -> result = 102.89 -> 102
[15:01:12.881] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.245 minThrLimit = 107.192 minThrNLimit = 117.644 -> result = 107.245 -> 107
[15:01:12.882] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.438 minThrLimit = 100.433 minThrNLimit = 123.563 -> result = 100.438 -> 100
[15:01:12.882] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9342 minThrLimit = 97.92 minThrNLimit = 120.712 -> result = 97.9342 -> 97
[15:01:12.882] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.459 minThrLimit = 103.267 minThrNLimit = 128.888 -> result = 103.459 -> 103
[15:01:12.883] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.963 minThrLimit = 103.754 minThrNLimit = 128.839 -> result = 103.963 -> 103
[15:01:12.883] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7543 minThrLimit = 87.7405 minThrNLimit = 107.34 -> result = 87.7543 -> 87
[15:01:12.884] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6136 minThrLimit = 91.5857 minThrNLimit = 113.129 -> result = 91.6136 -> 91
[15:01:12.884] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2632 minThrLimit = 89.2374 minThrNLimit = 113.427 -> result = 89.2632 -> 89
[15:01:12.884] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.278 minThrLimit = 101.242 minThrNLimit = 125.779 -> result = 101.278 -> 101
[15:01:12.885] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1244 minThrLimit = 89.1238 minThrNLimit = 109.701 -> result = 89.1244 -> 89
[15:01:12.885] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.951 minThrLimit = 104.915 minThrNLimit = 131.411 -> result = 104.951 -> 104
[15:01:12.886] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1948 minThrLimit = 96.1613 minThrNLimit = 119.672 -> result = 96.1948 -> 96
[15:01:12.886] <TB0>     INFO: ROC 0 VthrComp = 105
[15:01:12.886] <TB0>     INFO: ROC 1 VthrComp = 96
[15:01:12.886] <TB0>     INFO: ROC 2 VthrComp = 91
[15:01:12.886] <TB0>     INFO: ROC 3 VthrComp = 102
[15:01:12.886] <TB0>     INFO: ROC 4 VthrComp = 107
[15:01:12.886] <TB0>     INFO: ROC 5 VthrComp = 100
[15:01:12.886] <TB0>     INFO: ROC 6 VthrComp = 97
[15:01:12.886] <TB0>     INFO: ROC 7 VthrComp = 103
[15:01:12.886] <TB0>     INFO: ROC 8 VthrComp = 103
[15:01:12.887] <TB0>     INFO: ROC 9 VthrComp = 87
[15:01:12.887] <TB0>     INFO: ROC 10 VthrComp = 91
[15:01:12.887] <TB0>     INFO: ROC 11 VthrComp = 89
[15:01:12.887] <TB0>     INFO: ROC 12 VthrComp = 101
[15:01:12.887] <TB0>     INFO: ROC 13 VthrComp = 89
[15:01:12.888] <TB0>     INFO: ROC 14 VthrComp = 104
[15:01:12.888] <TB0>     INFO: ROC 15 VthrComp = 96
[15:01:12.888] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:01:12.888] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:01:12.900] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:01:12.900] <TB0>     INFO:     run 1 of 1
[15:01:12.900] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:13.249] <TB0>     INFO: Expecting 5025280 events.
[15:01:50.809] <TB0>     INFO: 889080 events read in total (36845ms).
[15:02:25.697] <TB0>     INFO: 1776184 events read in total (71733ms).
[15:03:00.731] <TB0>     INFO: 2662288 events read in total (106767ms).
[15:03:35.683] <TB0>     INFO: 3539112 events read in total (141719ms).
[15:04:10.584] <TB0>     INFO: 4412440 events read in total (176620ms).
[15:04:35.417] <TB0>     INFO: 5025280 events read in total (201453ms).
[15:04:35.485] <TB0>     INFO: Test took 202585ms.
[15:04:35.653] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:35.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:37.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:39.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:40.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:42.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:44.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:45.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:47.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:49.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:50.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:52.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:54.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:55.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:57.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:59.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:00.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:02.323] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274751488
[15:05:02.326] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.4844 for pixel 5/18 mean/min/max = 46.3342/34.9729/57.6955
[15:05:02.327] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.6179 for pixel 0/15 mean/min/max = 45.4156/32.1125/58.7187
[15:05:02.327] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.0939 for pixel 3/19 mean/min/max = 46.9362/32.6295/61.2429
[15:05:02.327] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.6744 for pixel 4/3 mean/min/max = 46.2302/32.7798/59.6806
[15:05:02.328] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 87.9818 for pixel 18/11 mean/min/max = 61.2007/34.2428/88.1586
[15:05:02.328] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.8937 for pixel 5/6 mean/min/max = 44.1535/32.2787/56.0282
[15:05:02.328] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.7772 for pixel 12/5 mean/min/max = 44.3825/32.6427/56.1223
[15:05:02.329] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 63.7815 for pixel 4/3 mean/min/max = 48.2123/32.4807/63.944
[15:05:02.329] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 62.5891 for pixel 8/17 mean/min/max = 47.6717/32.7147/62.6287
[15:05:02.329] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.2369 for pixel 14/15 mean/min/max = 45.0749/32.8831/57.2668
[15:05:02.329] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.8336 for pixel 6/5 mean/min/max = 46.1815/33.5109/58.8521
[15:05:02.330] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.0207 for pixel 28/29 mean/min/max = 45.8465/33.5586/58.1343
[15:05:02.330] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.4684 for pixel 7/54 mean/min/max = 44.1774/31.445/56.9098
[15:05:02.330] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.5798 for pixel 19/76 mean/min/max = 45.1044/34.5237/55.6852
[15:05:02.331] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.398 for pixel 50/11 mean/min/max = 46.7788/35.0562/58.5013
[15:05:02.331] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.6072 for pixel 14/1 mean/min/max = 44.657/31.6148/57.6993
[15:05:02.331] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:02.463] <TB0>     INFO: Expecting 411648 events.
[15:05:09.902] <TB0>     INFO: 411648 events read in total (6724ms).
[15:05:09.908] <TB0>     INFO: Expecting 411648 events.
[15:05:17.302] <TB0>     INFO: 411648 events read in total (6727ms).
[15:05:17.311] <TB0>     INFO: Expecting 411648 events.
[15:05:24.700] <TB0>     INFO: 411648 events read in total (6721ms).
[15:05:24.711] <TB0>     INFO: Expecting 411648 events.
[15:05:32.162] <TB0>     INFO: 411648 events read in total (6790ms).
[15:05:32.175] <TB0>     INFO: Expecting 411648 events.
[15:05:39.686] <TB0>     INFO: 411648 events read in total (6847ms).
[15:05:39.701] <TB0>     INFO: Expecting 411648 events.
[15:05:47.305] <TB0>     INFO: 411648 events read in total (6943ms).
[15:05:47.324] <TB0>     INFO: Expecting 411648 events.
[15:05:54.870] <TB0>     INFO: 411648 events read in total (6899ms).
[15:05:54.891] <TB0>     INFO: Expecting 411648 events.
[15:06:02.505] <TB0>     INFO: 411648 events read in total (6969ms).
[15:06:02.527] <TB0>     INFO: Expecting 411648 events.
[15:06:10.075] <TB0>     INFO: 411648 events read in total (6907ms).
[15:06:10.101] <TB0>     INFO: Expecting 411648 events.
[15:06:17.650] <TB0>     INFO: 411648 events read in total (6904ms).
[15:06:17.677] <TB0>     INFO: Expecting 411648 events.
[15:06:25.223] <TB0>     INFO: 411648 events read in total (6899ms).
[15:06:25.252] <TB0>     INFO: Expecting 411648 events.
[15:06:32.823] <TB0>     INFO: 411648 events read in total (6925ms).
[15:06:32.858] <TB0>     INFO: Expecting 411648 events.
[15:06:40.403] <TB0>     INFO: 411648 events read in total (6915ms).
[15:06:40.439] <TB0>     INFO: Expecting 411648 events.
[15:06:47.958] <TB0>     INFO: 411648 events read in total (6884ms).
[15:06:47.995] <TB0>     INFO: Expecting 411648 events.
[15:06:55.571] <TB0>     INFO: 411648 events read in total (6942ms).
[15:06:55.614] <TB0>     INFO: Expecting 411648 events.
[15:07:03.163] <TB0>     INFO: 411648 events read in total (6926ms).
[15:07:03.211] <TB0>     INFO: Test took 120880ms.
[15:07:03.704] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1716 < 35 for itrim = 103; old thr = 34.1128 ... break
[15:07:03.737] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0874 < 35 for itrim+1 = 104; old thr = 34.9334 ... break
[15:07:03.768] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5079 < 35 for itrim = 112; old thr = 33.7671 ... break
[15:07:03.798] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3354 < 35 for itrim = 101; old thr = 34.2056 ... break
[15:07:03.805] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5024 < 35 for itrim = 142; old thr = 34.121 ... break
[15:07:03.842] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0221 < 35 for itrim = 104; old thr = 34.3546 ... break
[15:07:03.878] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0848 < 35 for itrim = 101; old thr = 34.1651 ... break
[15:07:03.914] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2057 < 35 for itrim = 130; old thr = 34.7845 ... break
[15:07:03.947] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1471 < 35 for itrim = 116; old thr = 34.6637 ... break
[15:07:03.979] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.052 < 35 for itrim = 93; old thr = 34.9275 ... break
[15:07:04.007] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4417 < 35 for itrim+1 = 103; old thr = 34.6066 ... break
[15:07:04.047] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4812 < 35 for itrim = 105; old thr = 33.9952 ... break
[15:07:04.083] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0304 < 35 for itrim = 97; old thr = 34.9291 ... break
[15:07:04.115] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5613 < 35 for itrim+1 = 96; old thr = 34.6182 ... break
[15:07:04.154] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1078 < 35 for itrim = 113; old thr = 34.5652 ... break
[15:07:04.191] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6035 < 35 for itrim = 99; old thr = 34.3263 ... break
[15:07:04.266] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:07:04.276] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:07:04.276] <TB0>     INFO:     run 1 of 1
[15:07:04.276] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:04.618] <TB0>     INFO: Expecting 5025280 events.
[15:07:39.456] <TB0>     INFO: 870936 events read in total (34123ms).
[15:08:14.377] <TB0>     INFO: 1740256 events read in total (69044ms).
[15:08:49.356] <TB0>     INFO: 2609472 events read in total (104023ms).
[15:09:25.377] <TB0>     INFO: 3467968 events read in total (140044ms).
[15:10:00.054] <TB0>     INFO: 4322768 events read in total (174722ms).
[15:10:28.263] <TB0>     INFO: 5025280 events read in total (202930ms).
[15:10:28.347] <TB0>     INFO: Test took 204071ms.
[15:10:28.523] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:28.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:30.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:32.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:33.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:35.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:36.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:37.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:39.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:41.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:42.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:44.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:45.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:47.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:48.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:50.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:51.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:53.318] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381923328
[15:10:53.320] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 255.000000
[15:10:53.395] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:10:53.405] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:10:53.405] <TB0>     INFO:     run 1 of 1
[15:10:53.405] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:53.748] <TB0>     INFO: Expecting 8486400 events.
[15:11:27.255] <TB0>     INFO: 825512 events read in total (32786ms).
[15:12:00.647] <TB0>     INFO: 1651528 events read in total (66178ms).
[15:12:35.189] <TB0>     INFO: 2477456 events read in total (100720ms).
[15:13:08.779] <TB0>     INFO: 3303352 events read in total (134310ms).
[15:13:43.009] <TB0>     INFO: 4129624 events read in total (168540ms).
[15:14:16.579] <TB0>     INFO: 4955344 events read in total (202110ms).
[15:14:50.589] <TB0>     INFO: 5779568 events read in total (236120ms).
[15:15:24.062] <TB0>     INFO: 6603136 events read in total (269593ms).
[15:15:58.255] <TB0>     INFO: 7425672 events read in total (303786ms).
[15:16:31.969] <TB0>     INFO: 8248736 events read in total (337500ms).
[15:16:42.299] <TB0>     INFO: 8486400 events read in total (347831ms).
[15:16:42.410] <TB0>     INFO: Test took 349006ms.
[15:16:42.735] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:43.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:45.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:47.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:48.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:50.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:52.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:54.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:56.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:58.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:00.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:02.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:03.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:05.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:07.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:09.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:11.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:13.989] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463880192
[15:17:14.098] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 13.181753 .. 66.484582
[15:17:14.218] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 3 .. 76 (-1/-1) hits flags = 528 (plus default)
[15:17:14.229] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:17:14.229] <TB0>     INFO:     run 1 of 1
[15:17:14.230] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:14.598] <TB0>     INFO: Expecting 2462720 events.
[15:17:53.068] <TB0>     INFO: 1020520 events read in total (37755ms).
[15:18:30.661] <TB0>     INFO: 2040608 events read in total (75348ms).
[15:18:46.525] <TB0>     INFO: 2462720 events read in total (91212ms).
[15:18:46.551] <TB0>     INFO: Test took 92321ms.
[15:18:46.616] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:46.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:47.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:49.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:50.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:51.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:52.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:53.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:54.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:55.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:56.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:58.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:59.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:00.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:01.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:02.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:03.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:04.961] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463880192
[15:19:05.041] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.023635 .. 66.484582
[15:19:05.117] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 76 (-1/-1) hits flags = 528 (plus default)
[15:19:05.126] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:19:05.126] <TB0>     INFO:     run 1 of 1
[15:19:05.127] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:05.470] <TB0>     INFO: Expecting 2196480 events.
[15:19:43.296] <TB0>     INFO: 970624 events read in total (37111ms).
[15:20:21.304] <TB0>     INFO: 1940224 events read in total (75119ms).
[15:20:31.914] <TB0>     INFO: 2196480 events read in total (85729ms).
[15:20:31.959] <TB0>     INFO: Test took 86832ms.
[15:20:32.034] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:32.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:33.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:34.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:36.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:37.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:38.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:40.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:41.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:42.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:44.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:45.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:46.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:47.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:48.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:49.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:50.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:52.089] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463880192
[15:20:52.170] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 10.500000 .. 66.484582
[15:20:52.246] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 0 .. 76 (-1/-1) hits flags = 528 (plus default)
[15:20:52.256] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:20:52.256] <TB0>     INFO:     run 1 of 1
[15:20:52.256] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:52.599] <TB0>     INFO: Expecting 2562560 events.
[15:21:31.745] <TB0>     INFO: 1038560 events read in total (38431ms).
[15:22:09.867] <TB0>     INFO: 2077000 events read in total (76553ms).
[15:22:27.814] <TB0>     INFO: 2562560 events read in total (94500ms).
[15:22:27.847] <TB0>     INFO: Test took 95592ms.
[15:22:27.915] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:28.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:22:29.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:22:30.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:22:31.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:22:32.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:22:33.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:22:34.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:22:35.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:22:37.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:22:38.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:22:39.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:22:40.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:41.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:42.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:22:43.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:22:45.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:46.238] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463880192
[15:22:46.321] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:22:46.321] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:22:46.332] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:22:46.332] <TB0>     INFO:     run 1 of 1
[15:22:46.332] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:22:46.681] <TB0>     INFO: Expecting 1364480 events.
[15:23:26.857] <TB0>     INFO: 1075680 events read in total (39462ms).
[15:23:38.992] <TB0>     INFO: 1364480 events read in total (51597ms).
[15:23:39.026] <TB0>     INFO: Test took 52695ms.
[15:23:39.074] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:39.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:40.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:41.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:42.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:43.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:44.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:45.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:46.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:47.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:48.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:49.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:50.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:50.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:51.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:52.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:53.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:54.854] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463880192
[15:23:54.893] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C0.dat
[15:23:54.893] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C1.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C2.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C3.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C4.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C5.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C6.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C7.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C8.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C9.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C10.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C11.dat
[15:23:54.894] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C12.dat
[15:23:54.895] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C13.dat
[15:23:54.895] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C14.dat
[15:23:54.895] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C15.dat
[15:23:54.895] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C0.dat
[15:23:54.902] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C1.dat
[15:23:54.909] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C2.dat
[15:23:54.916] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C3.dat
[15:23:54.923] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C4.dat
[15:23:54.930] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C5.dat
[15:23:54.937] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C6.dat
[15:23:54.943] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C7.dat
[15:23:54.950] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C8.dat
[15:23:54.957] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C9.dat
[15:23:54.964] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C10.dat
[15:23:54.970] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C11.dat
[15:23:54.977] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C12.dat
[15:23:54.984] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C13.dat
[15:23:54.991] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C14.dat
[15:23:54.997] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C15.dat
[15:23:55.004] <TB0>     INFO: PixTestTrim::trimTest() done
[15:23:55.004] <TB0>     INFO: vtrim:     103 104 112 101 142 104 101 130 116  93 103 105  97  96 113  99 
[15:23:55.004] <TB0>     INFO: vthrcomp:  105  96  91 102 107 100  97 103 103  87  91  89 101  89 104  96 
[15:23:55.004] <TB0>     INFO: vcal mean:  34.98  35.03  35.03  34.99  34.79  34.97  35.04  34.98  34.97  34.98  35.00  34.96  34.93  34.97  35.00  34.91 
[15:23:55.004] <TB0>     INFO: vcal RMS:    0.83   0.82   0.90   0.82   4.08   0.84   0.98   0.94   0.92   0.82   0.81   1.34   0.86   0.80   0.78   0.89 
[15:23:55.004] <TB0>     INFO: bits mean:   8.86   9.46   9.41   9.09   8.58  10.20   9.95   9.02   9.44   9.62   9.12   9.29  10.06   9.61   8.66   9.77 
[15:23:55.004] <TB0>     INFO: bits RMS:    2.55   2.80   2.60   2.76   2.27   2.48   2.57   2.66   2.51   2.63   2.68   2.65   2.64   2.42   2.57   2.73 
[15:23:55.014] <TB0>     INFO:    ----------------------------------------------------------------------
[15:23:55.014] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:23:55.014] <TB0>     INFO:    ----------------------------------------------------------------------
[15:23:55.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:23:55.019] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:23:55.029] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:23:55.029] <TB0>     INFO:     run 1 of 1
[15:23:55.029] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:23:55.373] <TB0>     INFO: Expecting 4160000 events.
[15:24:41.749] <TB0>     INFO: 1163715 events read in total (45661ms).
[15:25:27.369] <TB0>     INFO: 2313995 events read in total (91281ms).
[15:26:12.936] <TB0>     INFO: 3451890 events read in total (136848ms).
[15:26:42.989] <TB0>     INFO: 4160000 events read in total (166901ms).
[15:26:43.038] <TB0>     INFO: Test took 168009ms.
[15:26:43.145] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:43.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:45.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:47.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:48.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:50.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:50.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:52.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:54.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:26:56.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:26:58.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:00.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:01.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:03.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:05.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:07.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:09.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:11.237] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463892480
[15:27:11.238] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:27:11.311] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:27:11.311] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 212 (-1/-1) hits flags = 528 (plus default)
[15:27:11.321] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:27:11.321] <TB0>     INFO:     run 1 of 1
[15:27:11.322] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:11.666] <TB0>     INFO: Expecting 4430400 events.
[15:27:54.627] <TB0>     INFO: 1086965 events read in total (42246ms).
[15:28:38.670] <TB0>     INFO: 2165500 events read in total (86289ms).
[15:29:23.593] <TB0>     INFO: 3232115 events read in total (131213ms).
[15:30:07.376] <TB0>     INFO: 4298020 events read in total (174995ms).
[15:30:13.133] <TB0>     INFO: 4430400 events read in total (180752ms).
[15:30:13.192] <TB0>     INFO: Test took 181871ms.
[15:30:13.325] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:13.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:15.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:17.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:19.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:21.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:30:22.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:30:24.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:30:26.066] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:30:28.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:30:29.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:30:31.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:30:33.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:30:35.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:30:37.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:30:39.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:30:41.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:30:43.466] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463892480
[15:30:43.467] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:30:43.540] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:30:43.540] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 239 (-1/-1) hits flags = 528 (plus default)
[15:30:43.550] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:30:43.550] <TB0>     INFO:     run 1 of 1
[15:30:43.550] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:43.894] <TB0>     INFO: Expecting 4992000 events.
[15:31:27.360] <TB0>     INFO: 1037390 events read in total (42751ms).
[15:32:09.635] <TB0>     INFO: 2067565 events read in total (85027ms).
[15:32:52.822] <TB0>     INFO: 3091610 events read in total (128214ms).
[15:33:35.586] <TB0>     INFO: 4110815 events read in total (170977ms).
[15:34:12.995] <TB0>     INFO: 4992000 events read in total (208386ms).
[15:34:13.089] <TB0>     INFO: Test took 209540ms.
[15:34:13.287] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:13.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:15.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:17.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:19.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:21.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:23.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:25.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:27.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:30.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:32.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:34.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:36.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:38.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:40.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:42.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:44.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:46.427] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421482496
[15:34:46.428] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:34:46.502] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:34:46.502] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:34:46.512] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:46.512] <TB0>     INFO:     run 1 of 1
[15:34:46.512] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:46.854] <TB0>     INFO: Expecting 5324800 events.
[15:35:30.225] <TB0>     INFO: 1014360 events read in total (42656ms).
[15:36:13.014] <TB0>     INFO: 2022250 events read in total (85445ms).
[15:36:55.396] <TB0>     INFO: 3025985 events read in total (127827ms).
[15:37:38.087] <TB0>     INFO: 4023940 events read in total (170518ms).
[15:38:20.572] <TB0>     INFO: 5021400 events read in total (213003ms).
[15:38:33.732] <TB0>     INFO: 5324800 events read in total (226163ms).
[15:38:33.823] <TB0>     INFO: Test took 227312ms.
[15:38:34.023] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:34.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:36.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:38.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:40.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:42.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:45.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:47.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:49.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:51.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:53.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:55.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:57.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:59.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:02.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:04.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:06.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:08.569] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 504680448
[15:39:08.570] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:39:08.643] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:39:08.643] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 253 (-1/-1) hits flags = 528 (plus default)
[15:39:08.653] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:39:08.653] <TB0>     INFO:     run 1 of 1
[15:39:08.653] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:39:08.996] <TB0>     INFO: Expecting 5283200 events.
[15:39:52.599] <TB0>     INFO: 1016775 events read in total (42888ms).
[15:40:35.170] <TB0>     INFO: 2026915 events read in total (85459ms).
[15:41:17.898] <TB0>     INFO: 3032865 events read in total (128188ms).
[15:42:00.427] <TB0>     INFO: 4033020 events read in total (170716ms).
[15:42:43.099] <TB0>     INFO: 5033085 events read in total (213388ms).
[15:42:53.956] <TB0>     INFO: 5283200 events read in total (224245ms).
[15:42:54.035] <TB0>     INFO: Test took 225383ms.
[15:42:54.249] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:54.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:56.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:58.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:43:00.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:43:03.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:43:05.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:43:07.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:43:09.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:43:11.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:43:13.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:43:16.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:43:18.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:20.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:22.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:24.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:26.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:29.120] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 504680448
[15:43:29.121] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.94833, thr difference RMS: 1.30414
[15:43:29.121] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.55435, thr difference RMS: 1.69098
[15:43:29.122] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.96673, thr difference RMS: 1.76118
[15:43:29.122] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.8651, thr difference RMS: 1.22509
[15:43:29.122] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 0.84555, thr difference RMS: 1.28487
[15:43:29.122] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.32911, thr difference RMS: 1.73071
[15:43:29.122] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.11659, thr difference RMS: 1.62977
[15:43:29.123] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.2486, thr difference RMS: 1.41573
[15:43:29.123] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 11.059, thr difference RMS: 1.28102
[15:43:29.123] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.34731, thr difference RMS: 1.47932
[15:43:29.123] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.458, thr difference RMS: 1.74983
[15:43:29.123] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.87745, thr difference RMS: 1.6023
[15:43:29.124] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.49505, thr difference RMS: 1.63957
[15:43:29.124] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.76288, thr difference RMS: 1.81497
[15:43:29.124] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.47468, thr difference RMS: 1.47049
[15:43:29.124] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.99461, thr difference RMS: 1.8035
[15:43:29.124] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.0034, thr difference RMS: 1.3017
[15:43:29.125] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.49051, thr difference RMS: 1.68633
[15:43:29.125] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.96139, thr difference RMS: 1.81357
[15:43:29.125] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.9182, thr difference RMS: 1.19464
[15:43:29.125] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 3.33106, thr difference RMS: 5.13364
[15:43:29.125] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.42498, thr difference RMS: 1.73025
[15:43:29.126] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.09378, thr difference RMS: 1.63772
[15:43:29.126] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.1881, thr difference RMS: 1.38892
[15:43:29.126] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 11.0857, thr difference RMS: 1.26173
[15:43:29.126] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.22016, thr difference RMS: 1.47374
[15:43:29.126] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.41915, thr difference RMS: 1.75751
[15:43:29.126] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.93684, thr difference RMS: 1.57733
[15:43:29.127] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.55916, thr difference RMS: 1.66178
[15:43:29.127] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.80751, thr difference RMS: 1.81403
[15:43:29.127] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.4546, thr difference RMS: 1.47381
[15:43:29.127] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.05746, thr difference RMS: 1.80888
[15:43:29.127] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.1034, thr difference RMS: 1.31432
[15:43:29.128] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.42488, thr difference RMS: 1.70302
[15:43:29.128] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.03188, thr difference RMS: 1.77337
[15:43:29.128] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.0218, thr difference RMS: 1.19849
[15:43:29.128] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 13.0353, thr difference RMS: 4.40369
[15:43:29.128] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.51801, thr difference RMS: 1.72366
[15:43:29.129] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.02602, thr difference RMS: 1.6476
[15:43:29.129] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0951, thr difference RMS: 1.39409
[15:43:29.129] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.1137, thr difference RMS: 1.26196
[15:43:29.129] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.28147, thr difference RMS: 1.48394
[15:43:29.129] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.41243, thr difference RMS: 1.76142
[15:43:29.129] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.05411, thr difference RMS: 1.56984
[15:43:29.130] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.64853, thr difference RMS: 1.62491
[15:43:29.130] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.95435, thr difference RMS: 1.80803
[15:43:29.130] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.45726, thr difference RMS: 1.4664
[15:43:29.130] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.11953, thr difference RMS: 1.81029
[15:43:29.130] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.245, thr difference RMS: 1.3005
[15:43:29.131] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.39483, thr difference RMS: 1.69565
[15:43:29.131] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.07209, thr difference RMS: 1.81295
[15:43:29.131] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.1087, thr difference RMS: 1.19148
[15:43:29.131] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 12.9003, thr difference RMS: 4.03311
[15:43:29.131] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.68507, thr difference RMS: 1.73301
[15:43:29.131] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.05213, thr difference RMS: 1.62064
[15:43:29.132] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.203, thr difference RMS: 1.39671
[15:43:29.132] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.0699, thr difference RMS: 1.24934
[15:43:29.132] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.36929, thr difference RMS: 1.46159
[15:43:29.132] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.46105, thr difference RMS: 1.74747
[15:43:29.132] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.15434, thr difference RMS: 1.57334
[15:43:29.133] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.77382, thr difference RMS: 1.63757
[15:43:29.133] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.01064, thr difference RMS: 1.80849
[15:43:29.133] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.45187, thr difference RMS: 1.4584
[15:43:29.133] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.2506, thr difference RMS: 1.82264
[15:43:29.238] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[15:43:29.241] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2716 seconds
[15:43:29.242] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:43:29.945] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:43:29.945] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:43:29.948] <TB0>     INFO: ######################################################################
[15:43:29.948] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[15:43:29.948] <TB0>     INFO: ######################################################################
[15:43:29.948] <TB0>     INFO:    ----------------------------------------------------------------------
[15:43:29.948] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:43:29.948] <TB0>     INFO:    ----------------------------------------------------------------------
[15:43:29.948] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:43:29.959] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:43:29.959] <TB0>     INFO:     run 1 of 1
[15:43:29.959] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:30.304] <TB0>     INFO: Expecting 59072000 events.
[15:43:59.355] <TB0>     INFO: 1073000 events read in total (28336ms).
[15:44:27.658] <TB0>     INFO: 2141600 events read in total (56639ms).
[15:44:55.992] <TB0>     INFO: 3211600 events read in total (84973ms).
[15:45:24.436] <TB0>     INFO: 4283000 events read in total (113417ms).
[15:45:52.807] <TB0>     INFO: 5351200 events read in total (141789ms).
[15:46:21.095] <TB0>     INFO: 6420600 events read in total (170076ms).
[15:46:49.444] <TB0>     INFO: 7492400 events read in total (198425ms).
[15:47:17.747] <TB0>     INFO: 8560800 events read in total (226728ms).
[15:47:46.189] <TB0>     INFO: 9631400 events read in total (255170ms).
[15:48:14.645] <TB0>     INFO: 10702000 events read in total (283626ms).
[15:48:42.901] <TB0>     INFO: 11770600 events read in total (311882ms).
[15:49:11.311] <TB0>     INFO: 12842000 events read in total (340292ms).
[15:49:39.589] <TB0>     INFO: 13912000 events read in total (368570ms).
[15:50:07.947] <TB0>     INFO: 14980200 events read in total (396928ms).
[15:50:36.153] <TB0>     INFO: 16051800 events read in total (425134ms).
[15:51:04.436] <TB0>     INFO: 17121000 events read in total (453417ms).
[15:51:32.581] <TB0>     INFO: 18189200 events read in total (481562ms).
[15:52:00.738] <TB0>     INFO: 19261600 events read in total (509719ms).
[15:52:28.939] <TB0>     INFO: 20330600 events read in total (537920ms).
[15:52:56.952] <TB0>     INFO: 21399000 events read in total (565933ms).
[15:53:25.163] <TB0>     INFO: 22472000 events read in total (594144ms).
[15:53:53.321] <TB0>     INFO: 23540400 events read in total (622302ms).
[15:54:21.535] <TB0>     INFO: 24609000 events read in total (650516ms).
[15:54:49.851] <TB0>     INFO: 25681600 events read in total (678832ms).
[15:55:18.176] <TB0>     INFO: 26749800 events read in total (707157ms).
[15:55:46.339] <TB0>     INFO: 27818800 events read in total (735320ms).
[15:56:14.484] <TB0>     INFO: 28891600 events read in total (763465ms).
[15:56:42.740] <TB0>     INFO: 29960400 events read in total (791721ms).
[15:57:10.988] <TB0>     INFO: 31031400 events read in total (819969ms).
[15:57:39.084] <TB0>     INFO: 32101200 events read in total (848065ms).
[15:58:07.188] <TB0>     INFO: 33169600 events read in total (876169ms).
[15:58:34.818] <TB0>     INFO: 34239000 events read in total (903799ms).
[15:59:02.961] <TB0>     INFO: 35310000 events read in total (931942ms).
[15:59:31.209] <TB0>     INFO: 36378000 events read in total (960190ms).
[15:59:59.446] <TB0>     INFO: 37447200 events read in total (988427ms).
[16:00:27.606] <TB0>     INFO: 38518600 events read in total (1016587ms).
[16:00:55.747] <TB0>     INFO: 39586800 events read in total (1044728ms).
[16:01:23.865] <TB0>     INFO: 40656200 events read in total (1072846ms).
[16:01:52.027] <TB0>     INFO: 41727200 events read in total (1101008ms).
[16:02:19.994] <TB0>     INFO: 42795000 events read in total (1128975ms).
[16:02:48.085] <TB0>     INFO: 43862600 events read in total (1157066ms).
[16:03:16.199] <TB0>     INFO: 44933000 events read in total (1185180ms).
[16:03:44.364] <TB0>     INFO: 46002800 events read in total (1213345ms).
[16:04:12.640] <TB0>     INFO: 47071200 events read in total (1241621ms).
[16:04:40.815] <TB0>     INFO: 48139600 events read in total (1269796ms).
[16:05:08.991] <TB0>     INFO: 49210800 events read in total (1297972ms).
[16:05:37.015] <TB0>     INFO: 50278000 events read in total (1325996ms).
[16:06:05.120] <TB0>     INFO: 51345600 events read in total (1354101ms).
[16:06:32.082] <TB0>     INFO: 52415600 events read in total (1381063ms).
[16:06:59.772] <TB0>     INFO: 53485000 events read in total (1408753ms).
[16:07:27.835] <TB0>     INFO: 54552600 events read in total (1436816ms).
[16:07:56.029] <TB0>     INFO: 55620200 events read in total (1465010ms).
[16:08:24.096] <TB0>     INFO: 56690600 events read in total (1493077ms).
[16:08:52.130] <TB0>     INFO: 57759800 events read in total (1521111ms).
[16:09:20.917] <TB0>     INFO: 58828600 events read in total (1549898ms).
[16:09:27.283] <TB0>     INFO: 59072000 events read in total (1556264ms).
[16:09:27.305] <TB0>     INFO: Test took 1557346ms.
[16:09:27.366] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:09:27.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:09:27.496] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:28.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:09:28.718] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:29.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:09:29.887] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:31.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:09:31.079] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:32.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:09:32.256] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:33.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:09:33.519] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:34.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:09:34.677] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:35.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:09:35.873] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:37.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:09:37.054] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:38.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:09:38.241] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:39.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:09:39.435] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:40.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:09:40.638] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:41.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:09:41.842] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:43.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:09:43.023] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:44.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:09:44.215] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:45.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:09:45.412] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:09:46.598] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 515944448
[16:09:46.631] <TB0>     INFO: PixTestScurves::scurves() done 
[16:09:46.631] <TB0>     INFO: Vcal mean:  35.10  35.11  35.10  35.10  35.11  35.09  35.14  35.16  35.11  35.14  35.04  34.97  34.98  35.06  35.08  35.04 
[16:09:46.631] <TB0>     INFO: Vcal RMS:    0.70   0.69   0.80   0.69   3.12   0.70   0.89   0.79   0.80   0.69   0.70   1.28   0.73   0.67   0.66   0.76 
[16:09:46.631] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:09:46.709] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:09:46.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:09:46.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:09:46.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:09:46.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:09:46.710] <TB0>     INFO: ######################################################################
[16:09:46.710] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:09:46.710] <TB0>     INFO: ######################################################################
[16:09:46.713] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:09:47.055] <TB0>     INFO: Expecting 41600 events.
[16:09:51.130] <TB0>     INFO: 41600 events read in total (3360ms).
[16:09:51.130] <TB0>     INFO: Test took 4417ms.
[16:09:51.138] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:09:51.138] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66513
[16:09:51.138] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 9, 4] has eff 9/10
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 9, 4]
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 40, 7] has eff 0/10
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 40, 7]
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 47, 7] has eff 0/10
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 47, 7]
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 50, 14] has eff 0/10
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 50, 14]
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 41, 26] has eff 0/10
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 41, 26]
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 7, 28] has eff 0/10
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 7, 28]
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 48, 33] has eff 0/10
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 48, 33]
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 49, 36] has eff 0/10
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 49, 36]
[16:09:51.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 0, 37] has eff 9/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 0, 37]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 10, 37] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 10, 37]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 35, 44] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 35, 44]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 40, 44] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 40, 44]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 45, 48] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 45, 48]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 41, 49] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 41, 49]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 44, 50] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 44, 50]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 38, 52] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 38, 52]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 44, 52] has eff 3/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 44, 52]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 48, 53] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 48, 53]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 43, 54] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 43, 54]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 19, 55] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 19, 55]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 42, 56] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 42, 56]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 38, 58] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 38, 58]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 44, 58] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 44, 58]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 21, 59] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 21, 59]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 38, 59] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 38, 59]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 34, 60] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 34, 60]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 41, 60] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 41, 60]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 27, 62] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 27, 62]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 46, 63] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 46, 63]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 48, 64] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 48, 64]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 44, 65] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 44, 65]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 40, 66] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 40, 66]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 31, 67] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 31, 67]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 51, 68] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 51, 68]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 46, 69] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 46, 69]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 32, 70] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 32, 70]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 35, 71] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 35, 71]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 47, 71] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 47, 71]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 49, 71] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 49, 71]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 46, 72] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 46, 72]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 43, 73] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 43, 73]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 37, 74] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 37, 74]
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 27, 76] has eff 0/10
[16:09:51.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 27, 76]
[16:09:51.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 49, 76] has eff 0/10
[16:09:51.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 49, 76]
[16:09:51.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 26, 77] has eff 0/10
[16:09:51.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 26, 77]
[16:09:51.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 49, 77] has eff 5/10
[16:09:51.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 49, 77]
[16:09:51.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 51, 55] has eff 0/10
[16:09:51.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 51, 55]
[16:09:51.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 25, 24] has eff 0/10
[16:09:51.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 25, 24]
[16:09:51.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 49, 30] has eff 0/10
[16:09:51.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 49, 30]
[16:09:51.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 51, 36] has eff 0/10
[16:09:51.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 51, 36]
[16:09:51.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 48, 59] has eff 0/10
[16:09:51.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 48, 59]
[16:09:51.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 51
[16:09:51.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:09:51.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:09:51.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:09:51.484] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:09:51.831] <TB0>     INFO: Expecting 41600 events.
[16:09:56.011] <TB0>     INFO: 41600 events read in total (3465ms).
[16:09:56.012] <TB0>     INFO: Test took 4528ms.
[16:09:56.020] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:09:56.020] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66514
[16:09:56.020] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:09:56.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.682
[16:09:56.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 184
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.829
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 177
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.634
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.394
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 182
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 151.218
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 151
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.943
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[16:09:56.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.119
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.238
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 170
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.292
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.709
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.096
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 174
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.481
[16:09:56.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 187
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.456
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.789
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.724
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.635
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:09:56.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:09:56.108] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:09:56.451] <TB0>     INFO: Expecting 41600 events.
[16:10:00.585] <TB0>     INFO: 41600 events read in total (3419ms).
[16:10:00.586] <TB0>     INFO: Test took 4477ms.
[16:10:00.593] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:10:00.593] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66515
[16:10:00.593] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:10:00.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:10:00.598] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 8
[16:10:00.598] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5716
[16:10:00.598] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 79
[16:10:00.598] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.274
[16:10:00.598] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 69
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1626
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 82
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6763
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 71
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.3618
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 59
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8598
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [15 ,42] phvalue 65
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0463
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,42] phvalue 74
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2704
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 69
[16:10:00.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.374
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 60
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8838
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,62] phvalue 89
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0796
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 62
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.8782
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 88
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.8646
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 59
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.542
[16:10:00.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 81
[16:10:00.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.765
[16:10:00.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 84
[16:10:00.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9326
[16:10:00.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 68
[16:10:00.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 0 0
[16:10:01.006] <TB0>     INFO: Expecting 2560 events.
[16:10:01.965] <TB0>     INFO: 2560 events read in total (244ms).
[16:10:01.965] <TB0>     INFO: Test took 1362ms.
[16:10:01.965] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:01.965] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 1 1
[16:10:02.472] <TB0>     INFO: Expecting 2560 events.
[16:10:03.430] <TB0>     INFO: 2560 events read in total (243ms).
[16:10:03.430] <TB0>     INFO: Test took 1465ms.
[16:10:03.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:03.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 2 2
[16:10:03.939] <TB0>     INFO: Expecting 2560 events.
[16:10:04.896] <TB0>     INFO: 2560 events read in total (243ms).
[16:10:04.897] <TB0>     INFO: Test took 1467ms.
[16:10:04.897] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:04.897] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 3 3
[16:10:05.404] <TB0>     INFO: Expecting 2560 events.
[16:10:06.361] <TB0>     INFO: 2560 events read in total (242ms).
[16:10:06.361] <TB0>     INFO: Test took 1464ms.
[16:10:06.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:06.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 4 4
[16:10:06.868] <TB0>     INFO: Expecting 2560 events.
[16:10:07.828] <TB0>     INFO: 2560 events read in total (245ms).
[16:10:07.828] <TB0>     INFO: Test took 1466ms.
[16:10:07.828] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:07.828] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 15, 42, 5 5
[16:10:08.336] <TB0>     INFO: Expecting 2560 events.
[16:10:09.293] <TB0>     INFO: 2560 events read in total (242ms).
[16:10:09.293] <TB0>     INFO: Test took 1465ms.
[16:10:09.293] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:09.293] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 42, 6 6
[16:10:09.801] <TB0>     INFO: Expecting 2560 events.
[16:10:10.758] <TB0>     INFO: 2560 events read in total (243ms).
[16:10:10.758] <TB0>     INFO: Test took 1465ms.
[16:10:10.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:10.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[16:10:11.266] <TB0>     INFO: Expecting 2560 events.
[16:10:12.223] <TB0>     INFO: 2560 events read in total (243ms).
[16:10:12.224] <TB0>     INFO: Test took 1466ms.
[16:10:12.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:12.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 8 8
[16:10:12.731] <TB0>     INFO: Expecting 2560 events.
[16:10:13.688] <TB0>     INFO: 2560 events read in total (242ms).
[16:10:13.689] <TB0>     INFO: Test took 1465ms.
[16:10:13.689] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:13.689] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 62, 9 9
[16:10:14.196] <TB0>     INFO: Expecting 2560 events.
[16:10:15.154] <TB0>     INFO: 2560 events read in total (243ms).
[16:10:15.154] <TB0>     INFO: Test took 1465ms.
[16:10:15.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:15.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[16:10:15.661] <TB0>     INFO: Expecting 2560 events.
[16:10:16.618] <TB0>     INFO: 2560 events read in total (242ms).
[16:10:16.618] <TB0>     INFO: Test took 1464ms.
[16:10:16.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:16.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[16:10:17.126] <TB0>     INFO: Expecting 2560 events.
[16:10:18.083] <TB0>     INFO: 2560 events read in total (243ms).
[16:10:18.084] <TB0>     INFO: Test took 1465ms.
[16:10:18.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:18.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 12 12
[16:10:18.592] <TB0>     INFO: Expecting 2560 events.
[16:10:19.551] <TB0>     INFO: 2560 events read in total (244ms).
[16:10:19.551] <TB0>     INFO: Test took 1467ms.
[16:10:19.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:19.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 13 13
[16:10:20.059] <TB0>     INFO: Expecting 2560 events.
[16:10:21.016] <TB0>     INFO: 2560 events read in total (242ms).
[16:10:21.017] <TB0>     INFO: Test took 1466ms.
[16:10:21.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:21.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 14 14
[16:10:21.524] <TB0>     INFO: Expecting 2560 events.
[16:10:22.482] <TB0>     INFO: 2560 events read in total (243ms).
[16:10:22.482] <TB0>     INFO: Test took 1465ms.
[16:10:22.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:22.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 15 15
[16:10:22.990] <TB0>     INFO: Expecting 2560 events.
[16:10:23.946] <TB0>     INFO: 2560 events read in total (241ms).
[16:10:23.946] <TB0>     INFO: Test took 1463ms.
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[16:10:23.946] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[16:10:23.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[16:10:23.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:10:23.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:10:23.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:10:23.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC15
[16:10:23.949] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:24.455] <TB0>     INFO: Expecting 655360 events.
[16:10:36.212] <TB0>     INFO: 655360 events read in total (11042ms).
[16:10:36.223] <TB0>     INFO: Expecting 655360 events.
[16:10:47.945] <TB0>     INFO: 655360 events read in total (11160ms).
[16:10:47.960] <TB0>     INFO: Expecting 655360 events.
[16:10:59.534] <TB0>     INFO: 655360 events read in total (11018ms).
[16:10:59.553] <TB0>     INFO: Expecting 655360 events.
[16:11:11.095] <TB0>     INFO: 655360 events read in total (10987ms).
[16:11:11.118] <TB0>     INFO: Expecting 655360 events.
[16:11:22.711] <TB0>     INFO: 655360 events read in total (11041ms).
[16:11:22.739] <TB0>     INFO: Expecting 655360 events.
[16:11:34.287] <TB0>     INFO: 655360 events read in total (11003ms).
[16:11:34.318] <TB0>     INFO: Expecting 655360 events.
[16:11:45.562] <TB0>     INFO: 655360 events read in total (10701ms).
[16:11:45.598] <TB0>     INFO: Expecting 655360 events.
[16:11:56.828] <TB0>     INFO: 655360 events read in total (10689ms).
[16:11:56.869] <TB0>     INFO: Expecting 655360 events.
[16:12:08.608] <TB0>     INFO: 655360 events read in total (11206ms).
[16:12:08.653] <TB0>     INFO: Expecting 655360 events.
[16:12:20.265] <TB0>     INFO: 655360 events read in total (11086ms).
[16:12:20.314] <TB0>     INFO: Expecting 655360 events.
[16:12:32.002] <TB0>     INFO: 655360 events read in total (11161ms).
[16:12:32.054] <TB0>     INFO: Expecting 655360 events.
[16:12:43.681] <TB0>     INFO: 655360 events read in total (11100ms).
[16:12:43.739] <TB0>     INFO: Expecting 655360 events.
[16:12:55.428] <TB0>     INFO: 655360 events read in total (11162ms).
[16:12:55.489] <TB0>     INFO: Expecting 655360 events.
[16:13:07.062] <TB0>     INFO: 655360 events read in total (11046ms).
[16:13:07.131] <TB0>     INFO: Expecting 655360 events.
[16:13:18.793] <TB0>     INFO: 655360 events read in total (11136ms).
[16:13:18.862] <TB0>     INFO: Expecting 655360 events.
[16:13:30.490] <TB0>     INFO: 655360 events read in total (11102ms).
[16:13:30.563] <TB0>     INFO: Test took 186614ms.
[16:13:30.656] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:13:30.963] <TB0>     INFO: Expecting 655360 events.
[16:13:42.719] <TB0>     INFO: 655360 events read in total (11041ms).
[16:13:42.730] <TB0>     INFO: Expecting 655360 events.
[16:13:54.370] <TB0>     INFO: 655360 events read in total (11077ms).
[16:13:54.386] <TB0>     INFO: Expecting 655360 events.
[16:14:06.018] <TB0>     INFO: 655360 events read in total (11076ms).
[16:14:06.037] <TB0>     INFO: Expecting 655360 events.
[16:14:17.673] <TB0>     INFO: 655360 events read in total (11079ms).
[16:14:17.696] <TB0>     INFO: Expecting 655360 events.
[16:14:29.205] <TB0>     INFO: 655360 events read in total (10958ms).
[16:14:29.233] <TB0>     INFO: Expecting 655360 events.
[16:14:40.923] <TB0>     INFO: 655360 events read in total (11133ms).
[16:14:40.955] <TB0>     INFO: Expecting 655360 events.
[16:14:52.526] <TB0>     INFO: 655360 events read in total (11033ms).
[16:14:52.562] <TB0>     INFO: Expecting 655360 events.
[16:15:04.246] <TB0>     INFO: 655360 events read in total (11144ms).
[16:15:04.286] <TB0>     INFO: Expecting 655360 events.
[16:15:15.939] <TB0>     INFO: 655360 events read in total (11118ms).
[16:15:15.983] <TB0>     INFO: Expecting 655360 events.
[16:15:27.686] <TB0>     INFO: 655360 events read in total (11176ms).
[16:15:27.735] <TB0>     INFO: Expecting 655360 events.
[16:15:39.344] <TB0>     INFO: 655360 events read in total (11082ms).
[16:15:39.396] <TB0>     INFO: Expecting 655360 events.
[16:15:51.034] <TB0>     INFO: 655360 events read in total (11111ms).
[16:15:51.090] <TB0>     INFO: Expecting 655360 events.
[16:16:02.712] <TB0>     INFO: 655360 events read in total (11095ms).
[16:16:02.774] <TB0>     INFO: Expecting 655360 events.
[16:16:14.388] <TB0>     INFO: 655360 events read in total (11087ms).
[16:16:14.456] <TB0>     INFO: Expecting 655360 events.
[16:16:26.082] <TB0>     INFO: 655360 events read in total (11099ms).
[16:16:26.151] <TB0>     INFO: Expecting 655360 events.
[16:16:37.774] <TB0>     INFO: 655360 events read in total (11096ms).
[16:16:37.848] <TB0>     INFO: Test took 187192ms.
[16:16:38.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:16:38.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:16:38.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:16:38.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:16:38.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:16:38.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:16:38.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:16:38.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:16:38.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:16:38.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:16:38.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:16:38.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:16:38.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:16:38.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:16:38.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:16:38.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:16:38.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:16:38.032] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.038] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.045] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.052] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.058] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.065] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:16:38.072] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:16:38.078] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:16:38.085] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:16:38.092] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:16:38.099] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:16:38.105] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[16:16:38.112] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[16:16:38.119] <TB0>     INFO: safety margin for low PH: adding 9, margin is now 29
[16:16:38.126] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.132] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.139] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:16:38.146] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:16:38.152] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:16:38.159] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:16:38.166] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:16:38.173] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:16:38.179] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[16:16:38.186] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.193] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.200] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.206] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.213] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.220] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.226] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.233] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.240] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:16:38.247] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:16:38.277] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C0.dat
[16:16:38.277] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C1.dat
[16:16:38.277] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C2.dat
[16:16:38.277] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C3.dat
[16:16:38.277] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C4.dat
[16:16:38.277] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C5.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C6.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C7.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C8.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C9.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C10.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C11.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C12.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C13.dat
[16:16:38.278] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C14.dat
[16:16:38.279] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C15.dat
[16:16:38.628] <TB0>     INFO: Expecting 41600 events.
[16:16:42.498] <TB0>     INFO: 41600 events read in total (3155ms).
[16:16:42.499] <TB0>     INFO: Test took 4216ms.
[16:16:43.151] <TB0>     INFO: Expecting 41600 events.
[16:16:46.988] <TB0>     INFO: 41600 events read in total (3122ms).
[16:16:46.989] <TB0>     INFO: Test took 4185ms.
[16:16:47.633] <TB0>     INFO: Expecting 41600 events.
[16:16:51.466] <TB0>     INFO: 41600 events read in total (3118ms).
[16:16:51.467] <TB0>     INFO: Test took 4178ms.
[16:16:51.767] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:16:51.898] <TB0>     INFO: Expecting 2560 events.
[16:16:52.856] <TB0>     INFO: 2560 events read in total (243ms).
[16:16:52.857] <TB0>     INFO: Test took 1090ms.
[16:16:52.860] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:16:53.365] <TB0>     INFO: Expecting 2560 events.
[16:16:54.323] <TB0>     INFO: 2560 events read in total (243ms).
[16:16:54.324] <TB0>     INFO: Test took 1464ms.
[16:16:54.325] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:16:54.832] <TB0>     INFO: Expecting 2560 events.
[16:16:55.789] <TB0>     INFO: 2560 events read in total (242ms).
[16:16:55.790] <TB0>     INFO: Test took 1465ms.
[16:16:55.791] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:16:56.298] <TB0>     INFO: Expecting 2560 events.
[16:16:57.257] <TB0>     INFO: 2560 events read in total (244ms).
[16:16:57.257] <TB0>     INFO: Test took 1466ms.
[16:16:57.259] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:16:57.765] <TB0>     INFO: Expecting 2560 events.
[16:16:58.723] <TB0>     INFO: 2560 events read in total (243ms).
[16:16:58.723] <TB0>     INFO: Test took 1464ms.
[16:16:58.726] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:16:59.231] <TB0>     INFO: Expecting 2560 events.
[16:17:00.189] <TB0>     INFO: 2560 events read in total (243ms).
[16:17:00.189] <TB0>     INFO: Test took 1463ms.
[16:17:00.191] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:00.698] <TB0>     INFO: Expecting 2560 events.
[16:17:01.656] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:01.657] <TB0>     INFO: Test took 1466ms.
[16:17:01.659] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:02.165] <TB0>     INFO: Expecting 2560 events.
[16:17:03.126] <TB0>     INFO: 2560 events read in total (245ms).
[16:17:03.126] <TB0>     INFO: Test took 1467ms.
[16:17:03.128] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:03.634] <TB0>     INFO: Expecting 2560 events.
[16:17:04.593] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:04.593] <TB0>     INFO: Test took 1465ms.
[16:17:04.595] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:05.102] <TB0>     INFO: Expecting 2560 events.
[16:17:06.060] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:06.061] <TB0>     INFO: Test took 1466ms.
[16:17:06.063] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:06.569] <TB0>     INFO: Expecting 2560 events.
[16:17:07.529] <TB0>     INFO: 2560 events read in total (245ms).
[16:17:07.529] <TB0>     INFO: Test took 1466ms.
[16:17:07.531] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:08.038] <TB0>     INFO: Expecting 2560 events.
[16:17:08.997] <TB0>     INFO: 2560 events read in total (245ms).
[16:17:08.997] <TB0>     INFO: Test took 1466ms.
[16:17:08.999] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:09.506] <TB0>     INFO: Expecting 2560 events.
[16:17:10.468] <TB0>     INFO: 2560 events read in total (248ms).
[16:17:10.468] <TB0>     INFO: Test took 1469ms.
[16:17:10.470] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:10.977] <TB0>     INFO: Expecting 2560 events.
[16:17:11.936] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:11.936] <TB0>     INFO: Test took 1466ms.
[16:17:11.938] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:12.444] <TB0>     INFO: Expecting 2560 events.
[16:17:13.403] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:13.403] <TB0>     INFO: Test took 1465ms.
[16:17:13.405] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:13.912] <TB0>     INFO: Expecting 2560 events.
[16:17:14.870] <TB0>     INFO: 2560 events read in total (245ms).
[16:17:14.871] <TB0>     INFO: Test took 1466ms.
[16:17:14.873] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:15.381] <TB0>     INFO: Expecting 2560 events.
[16:17:16.339] <TB0>     INFO: 2560 events read in total (243ms).
[16:17:16.340] <TB0>     INFO: Test took 1467ms.
[16:17:16.342] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:16.848] <TB0>     INFO: Expecting 2560 events.
[16:17:17.805] <TB0>     INFO: 2560 events read in total (242ms).
[16:17:17.806] <TB0>     INFO: Test took 1464ms.
[16:17:17.808] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:18.314] <TB0>     INFO: Expecting 2560 events.
[16:17:19.274] <TB0>     INFO: 2560 events read in total (245ms).
[16:17:19.275] <TB0>     INFO: Test took 1467ms.
[16:17:19.276] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:19.783] <TB0>     INFO: Expecting 2560 events.
[16:17:20.742] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:20.743] <TB0>     INFO: Test took 1467ms.
[16:17:20.745] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:21.251] <TB0>     INFO: Expecting 2560 events.
[16:17:22.210] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:22.210] <TB0>     INFO: Test took 1465ms.
[16:17:22.212] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:22.719] <TB0>     INFO: Expecting 2560 events.
[16:17:23.677] <TB0>     INFO: 2560 events read in total (243ms).
[16:17:23.677] <TB0>     INFO: Test took 1465ms.
[16:17:23.679] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:24.186] <TB0>     INFO: Expecting 2560 events.
[16:17:25.145] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:25.146] <TB0>     INFO: Test took 1467ms.
[16:17:25.148] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:25.654] <TB0>     INFO: Expecting 2560 events.
[16:17:26.613] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:26.613] <TB0>     INFO: Test took 1465ms.
[16:17:26.615] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:27.122] <TB0>     INFO: Expecting 2560 events.
[16:17:28.081] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:28.081] <TB0>     INFO: Test took 1466ms.
[16:17:28.083] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:28.590] <TB0>     INFO: Expecting 2560 events.
[16:17:29.548] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:29.548] <TB0>     INFO: Test took 1465ms.
[16:17:29.550] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:30.056] <TB0>     INFO: Expecting 2560 events.
[16:17:31.015] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:31.016] <TB0>     INFO: Test took 1466ms.
[16:17:31.018] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:31.524] <TB0>     INFO: Expecting 2560 events.
[16:17:32.483] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:32.483] <TB0>     INFO: Test took 1465ms.
[16:17:32.485] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:32.992] <TB0>     INFO: Expecting 2560 events.
[16:17:33.950] <TB0>     INFO: 2560 events read in total (243ms).
[16:17:33.951] <TB0>     INFO: Test took 1466ms.
[16:17:33.953] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:34.459] <TB0>     INFO: Expecting 2560 events.
[16:17:35.420] <TB0>     INFO: 2560 events read in total (246ms).
[16:17:35.421] <TB0>     INFO: Test took 1469ms.
[16:17:35.423] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:35.929] <TB0>     INFO: Expecting 2560 events.
[16:17:36.889] <TB0>     INFO: 2560 events read in total (245ms).
[16:17:36.890] <TB0>     INFO: Test took 1467ms.
[16:17:36.892] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:17:37.398] <TB0>     INFO: Expecting 2560 events.
[16:17:38.357] <TB0>     INFO: 2560 events read in total (244ms).
[16:17:38.357] <TB0>     INFO: Test took 1466ms.
[16:17:39.375] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:17:39.375] <TB0>     INFO: PH scale (per ROC):    72  76  74  76  48  74  79  65  75  79  78  76  75  74  71  68
[16:17:39.375] <TB0>     INFO: PH offset (per ROC):  173 177 171 177 207 186 176 184 188 161 184 163 189 173 170 184
[16:17:39.551] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:17:39.554] <TB0>     INFO: ######################################################################
[16:17:39.554] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:17:39.554] <TB0>     INFO: ######################################################################
[16:17:39.554] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:17:39.566] <TB0>     INFO: scanning low vcal = 10
[16:17:39.907] <TB0>     INFO: Expecting 41600 events.
[16:17:43.623] <TB0>     INFO: 41600 events read in total (3001ms).
[16:17:43.624] <TB0>     INFO: Test took 4058ms.
[16:17:43.625] <TB0>     INFO: scanning low vcal = 20
[16:17:44.132] <TB0>     INFO: Expecting 41600 events.
[16:17:47.851] <TB0>     INFO: 41600 events read in total (3004ms).
[16:17:47.852] <TB0>     INFO: Test took 4227ms.
[16:17:47.853] <TB0>     INFO: scanning low vcal = 30
[16:17:48.360] <TB0>     INFO: Expecting 41600 events.
[16:17:52.101] <TB0>     INFO: 41600 events read in total (3026ms).
[16:17:52.101] <TB0>     INFO: Test took 4248ms.
[16:17:52.104] <TB0>     INFO: scanning low vcal = 40
[16:17:52.602] <TB0>     INFO: Expecting 41600 events.
[16:17:56.863] <TB0>     INFO: 41600 events read in total (3546ms).
[16:17:56.864] <TB0>     INFO: Test took 4760ms.
[16:17:56.867] <TB0>     INFO: scanning low vcal = 50
[16:17:57.281] <TB0>     INFO: Expecting 41600 events.
[16:18:01.544] <TB0>     INFO: 41600 events read in total (3548ms).
[16:18:01.545] <TB0>     INFO: Test took 4678ms.
[16:18:01.547] <TB0>     INFO: scanning low vcal = 60
[16:18:01.966] <TB0>     INFO: Expecting 41600 events.
[16:18:06.243] <TB0>     INFO: 41600 events read in total (3562ms).
[16:18:06.244] <TB0>     INFO: Test took 4696ms.
[16:18:06.247] <TB0>     INFO: scanning low vcal = 70
[16:18:06.662] <TB0>     INFO: Expecting 41600 events.
[16:18:10.935] <TB0>     INFO: 41600 events read in total (3558ms).
[16:18:10.936] <TB0>     INFO: Test took 4689ms.
[16:18:10.939] <TB0>     INFO: scanning low vcal = 80
[16:18:11.356] <TB0>     INFO: Expecting 41600 events.
[16:18:15.618] <TB0>     INFO: 41600 events read in total (3547ms).
[16:18:15.618] <TB0>     INFO: Test took 4679ms.
[16:18:15.621] <TB0>     INFO: scanning low vcal = 90
[16:18:16.039] <TB0>     INFO: Expecting 41600 events.
[16:18:20.302] <TB0>     INFO: 41600 events read in total (3548ms).
[16:18:20.302] <TB0>     INFO: Test took 4681ms.
[16:18:20.306] <TB0>     INFO: scanning low vcal = 100
[16:18:20.721] <TB0>     INFO: Expecting 41600 events.
[16:18:25.123] <TB0>     INFO: 41600 events read in total (3687ms).
[16:18:25.123] <TB0>     INFO: Test took 4817ms.
[16:18:25.126] <TB0>     INFO: scanning low vcal = 110
[16:18:25.543] <TB0>     INFO: Expecting 41600 events.
[16:18:29.810] <TB0>     INFO: 41600 events read in total (3552ms).
[16:18:29.811] <TB0>     INFO: Test took 4685ms.
[16:18:29.814] <TB0>     INFO: scanning low vcal = 120
[16:18:30.230] <TB0>     INFO: Expecting 41600 events.
[16:18:34.498] <TB0>     INFO: 41600 events read in total (3553ms).
[16:18:34.498] <TB0>     INFO: Test took 4684ms.
[16:18:34.501] <TB0>     INFO: scanning low vcal = 130
[16:18:34.920] <TB0>     INFO: Expecting 41600 events.
[16:18:39.174] <TB0>     INFO: 41600 events read in total (3539ms).
[16:18:39.175] <TB0>     INFO: Test took 4674ms.
[16:18:39.178] <TB0>     INFO: scanning low vcal = 140
[16:18:39.597] <TB0>     INFO: Expecting 41600 events.
[16:18:43.870] <TB0>     INFO: 41600 events read in total (3558ms).
[16:18:43.874] <TB0>     INFO: Test took 4696ms.
[16:18:43.877] <TB0>     INFO: scanning low vcal = 150
[16:18:44.290] <TB0>     INFO: Expecting 41600 events.
[16:18:48.569] <TB0>     INFO: 41600 events read in total (3564ms).
[16:18:48.569] <TB0>     INFO: Test took 4692ms.
[16:18:48.573] <TB0>     INFO: scanning low vcal = 160
[16:18:48.990] <TB0>     INFO: Expecting 41600 events.
[16:18:53.253] <TB0>     INFO: 41600 events read in total (3548ms).
[16:18:53.253] <TB0>     INFO: Test took 4680ms.
[16:18:53.256] <TB0>     INFO: scanning low vcal = 170
[16:18:53.673] <TB0>     INFO: Expecting 41600 events.
[16:18:57.929] <TB0>     INFO: 41600 events read in total (3541ms).
[16:18:57.930] <TB0>     INFO: Test took 4674ms.
[16:18:57.934] <TB0>     INFO: scanning low vcal = 180
[16:18:58.352] <TB0>     INFO: Expecting 41600 events.
[16:19:02.605] <TB0>     INFO: 41600 events read in total (3538ms).
[16:19:02.606] <TB0>     INFO: Test took 4672ms.
[16:19:02.608] <TB0>     INFO: scanning low vcal = 190
[16:19:03.027] <TB0>     INFO: Expecting 41600 events.
[16:19:07.303] <TB0>     INFO: 41600 events read in total (3561ms).
[16:19:07.304] <TB0>     INFO: Test took 4696ms.
[16:19:07.306] <TB0>     INFO: scanning low vcal = 200
[16:19:07.724] <TB0>     INFO: Expecting 41600 events.
[16:19:11.989] <TB0>     INFO: 41600 events read in total (3550ms).
[16:19:11.990] <TB0>     INFO: Test took 4684ms.
[16:19:11.993] <TB0>     INFO: scanning low vcal = 210
[16:19:12.408] <TB0>     INFO: Expecting 41600 events.
[16:19:16.677] <TB0>     INFO: 41600 events read in total (3554ms).
[16:19:16.677] <TB0>     INFO: Test took 4684ms.
[16:19:16.680] <TB0>     INFO: scanning low vcal = 220
[16:19:17.099] <TB0>     INFO: Expecting 41600 events.
[16:19:21.372] <TB0>     INFO: 41600 events read in total (3558ms).
[16:19:21.372] <TB0>     INFO: Test took 4692ms.
[16:19:21.375] <TB0>     INFO: scanning low vcal = 230
[16:19:21.794] <TB0>     INFO: Expecting 41600 events.
[16:19:26.060] <TB0>     INFO: 41600 events read in total (3551ms).
[16:19:26.061] <TB0>     INFO: Test took 4686ms.
[16:19:26.064] <TB0>     INFO: scanning low vcal = 240
[16:19:26.481] <TB0>     INFO: Expecting 41600 events.
[16:19:30.756] <TB0>     INFO: 41600 events read in total (3560ms).
[16:19:30.756] <TB0>     INFO: Test took 4692ms.
[16:19:30.760] <TB0>     INFO: scanning low vcal = 250
[16:19:31.175] <TB0>     INFO: Expecting 41600 events.
[16:19:35.457] <TB0>     INFO: 41600 events read in total (3567ms).
[16:19:35.458] <TB0>     INFO: Test took 4698ms.
[16:19:35.462] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:19:35.878] <TB0>     INFO: Expecting 41600 events.
[16:19:40.126] <TB0>     INFO: 41600 events read in total (3533ms).
[16:19:40.127] <TB0>     INFO: Test took 4665ms.
[16:19:40.130] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:19:40.548] <TB0>     INFO: Expecting 41600 events.
[16:19:44.811] <TB0>     INFO: 41600 events read in total (3548ms).
[16:19:44.812] <TB0>     INFO: Test took 4682ms.
[16:19:44.815] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:19:45.234] <TB0>     INFO: Expecting 41600 events.
[16:19:49.499] <TB0>     INFO: 41600 events read in total (3550ms).
[16:19:49.500] <TB0>     INFO: Test took 4685ms.
[16:19:49.503] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:19:49.922] <TB0>     INFO: Expecting 41600 events.
[16:19:54.190] <TB0>     INFO: 41600 events read in total (3553ms).
[16:19:54.192] <TB0>     INFO: Test took 4689ms.
[16:19:54.195] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:19:54.613] <TB0>     INFO: Expecting 41600 events.
[16:19:58.870] <TB0>     INFO: 41600 events read in total (3542ms).
[16:19:58.871] <TB0>     INFO: Test took 4676ms.
[16:19:59.420] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:19:59.423] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:19:59.424] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:19:59.424] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:19:59.424] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:19:59.424] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:19:59.424] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:19:59.424] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:19:59.425] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:19:59.425] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:19:59.425] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:19:59.425] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:19:59.425] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:19:59.425] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:19:59.425] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:19:59.426] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:19:59.426] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:20:37.253] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:20:37.253] <TB0>     INFO: non-linearity mean:  0.953 0.951 0.955 0.957 0.968 0.959 0.963 0.953 0.954 0.958 0.943 0.956 0.953 0.961 0.952 0.948
[16:20:37.253] <TB0>     INFO: non-linearity RMS:   0.007 0.008 0.006 0.005 0.007 0.006 0.005 0.007 0.007 0.006 0.008 0.006 0.006 0.006 0.006 0.006
[16:20:37.253] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:20:37.276] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:20:37.298] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:20:37.320] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:20:37.342] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:20:37.364] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:20:37.386] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:20:37.408] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:20:37.430] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:20:37.453] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:20:37.475] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:20:37.497] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:20:37.519] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:20:37.541] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:20:37.563] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:20:37.585] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-46_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:20:37.607] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:20:37.607] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:20:37.615] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:20:37.615] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:20:37.617] <TB0>     INFO: ######################################################################
[16:20:37.617] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:20:37.617] <TB0>     INFO: ######################################################################
[16:20:37.621] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:20:37.630] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:20:37.630] <TB0>     INFO:     run 1 of 1
[16:20:37.630] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:20:37.972] <TB0>     INFO: Expecting 3120000 events.
[16:21:29.458] <TB0>     INFO: 1319395 events read in total (50771ms).
[16:22:20.546] <TB0>     INFO: 2641930 events read in total (101860ms).
[16:22:39.108] <TB0>     INFO: 3120000 events read in total (120422ms).
[16:22:39.146] <TB0>     INFO: Test took 121516ms.
[16:22:39.212] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:22:39.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:22:40.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:22:42.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:22:43.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:22:45.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:22:46.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:22:47.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:22:49.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:22:50.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:22:52.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:22:53.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:22:55.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:22:56.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:22:57.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:22:59.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:23:00.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:23:02.118] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 516247552
[16:23:02.149] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:23:02.149] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.026, RMS = 2.27652
[16:23:02.149] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:23:02.149] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:23:02.149] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7172, RMS = 2.4583
[16:23:02.149] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:23:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:23:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3583, RMS = 1.39646
[16:23:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:23:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:23:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1411, RMS = 1.39769
[16:23:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:23:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:23:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8472, RMS = 0.97927
[16:23:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:23:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:23:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5759, RMS = 1.19092
[16:23:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:23:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:23:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0077, RMS = 1.58325
[16:23:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:23:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:23:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.234, RMS = 1.8934
[16:23:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:23:02.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:23:02.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 97.0575, RMS = 1.24206
[16:23:02.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[16:23:02.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:23:02.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 95.4346, RMS = 1.25222
[16:23:02.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[16:23:02.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:23:02.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.4878, RMS = 1.64177
[16:23:02.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:23:02.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:23:02.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8998, RMS = 1.8297
[16:23:02.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:23:02.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:23:02.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.974, RMS = 1.48786
[16:23:02.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:23:02.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:23:02.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5209, RMS = 1.61983
[16:23:02.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:23:02.157] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:23:02.157] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4715, RMS = 1.85095
[16:23:02.157] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:23:02.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:23:02.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2373, RMS = 1.77386
[16:23:02.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:23:02.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:23:02.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6432, RMS = 1.88689
[16:23:02.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:23:02.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:23:02.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1567, RMS = 2.08979
[16:23:02.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:23:02.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:23:02.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9005, RMS = 1.08943
[16:23:02.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:23:02.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:23:02.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8808, RMS = 1.56504
[16:23:02.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:23:02.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:23:02.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7807, RMS = 0.837641
[16:23:02.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:23:02.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:23:02.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2603, RMS = 1.05677
[16:23:02.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:23:02.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 2 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:23:02.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1255, RMS = 2.45884
[16:23:02.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:23:02.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 2 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:23:02.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9628, RMS = 2.89571
[16:23:02.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:23:02.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:23:02.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.9317, RMS = 1.40294
[16:23:02.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:23:02.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:23:02.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8837, RMS = 1.72982
[16:23:02.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:23:02.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:23:02.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1265, RMS = 0.971778
[16:23:02.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:23:02.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:23:02.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1434, RMS = 1.32697
[16:23:02.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:23:02.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:23:02.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.4283, RMS = 1.38474
[16:23:02.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:23:02.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:23:02.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.1163, RMS = 2.0599
[16:23:02.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:23:02.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:23:02.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0368, RMS = 1.86885
[16:23:02.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:23:02.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:23:02.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9986, RMS = 1.24155
[16:23:02.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:23:02.171] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[16:23:02.171] <TB0>     INFO: number of dead bumps (per ROC):     0    2    2    0    0    5    0    0    0    0    1 2920    1    0    3   48
[16:23:02.171] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:23:02.266] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:23:02.266] <TB0>     INFO: enter test to run
[16:23:02.266] <TB0>     INFO:   test:  no parameter change
[16:23:02.267] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[16:23:02.268] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[16:23:02.268] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[16:23:02.268] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:23:02.751] <TB0>    QUIET: Connection to board 133 closed.
[16:23:02.752] <TB0>     INFO: pXar: this is the end, my friend
[16:23:02.752] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
