*-- pdngen: spice deck generated for chip 'chiplet4' PDN
*-- die chiplet4:  W/H: 0.003/0.003


.subckt chiplet4
+nd_pad_port_0_1
+nd_pad_port_0_3
+nd_pad_port_0_5
+nd_pad_port_0_7
+nd_pad_port_0_9
+nd_pad_port_1_0
+nd_pad_port_1_2
+nd_pad_port_1_4
+nd_pad_port_1_6
+nd_pad_port_1_8
+nd_pad_port_2_1
+nd_pad_port_2_3
+nd_pad_port_2_5
+nd_pad_port_2_7
+nd_pad_port_2_9
+nd_pad_port_3_0
+nd_pad_port_3_2
+nd_pad_port_3_4
+nd_pad_port_3_6
+nd_pad_port_3_8
+nd_pad_port_4_1
+nd_pad_port_4_3
+nd_pad_port_4_5
+nd_pad_port_4_7
+nd_pad_port_4_9
+nd_pad_port_5_0
+nd_pad_port_5_2
+nd_pad_port_5_4
+nd_pad_port_5_6
+nd_pad_port_5_8
+nd_pad_port_6_1
+nd_pad_port_6_3
+nd_pad_port_6_5
+nd_pad_port_6_7
+nd_pad_port_6_9
+nd_pad_port_7_0
+nd_pad_port_7_2
+nd_pad_port_7_4
+nd_pad_port_7_6
+nd_pad_port_7_8
+nd_pad_port_8_1
+nd_pad_port_8_3
+nd_pad_port_8_5
+nd_pad_port_8_7
+nd_pad_port_8_9
+nd_pad_port_9_0
+nd_pad_port_9_2
+nd_pad_port_9_4
+nd_pad_port_9_6
+nd_pad_port_9_8
*-- p/g port #: 50/50

*-- layer 1: net: 0 [X] VDD net from layer 1-2
rd_1_2_0_0_0 nd_1_0_666_666 nd_1_0_2000_666 0.016324
rd_1_2_0_0_1 nd_1_0_2000_666 nd_1_0_3333_666 0.016324
rd_1_2_0_0_2 nd_1_0_3333_666 nd_1_0_4666_666 0.016324
rd_1_2_0_0_3 nd_1_0_4666_666 nd_1_0_6000_666 0.016324
rd_1_2_0_0_4 nd_1_0_6000_666 nd_1_0_7333_666 0.016324
rd_1_2_0_0_5 nd_1_0_7333_666 nd_1_0_8666_666 0.016324
rd_1_2_0_1_0 nd_1_0_666_2000 nd_1_0_2000_2000 0.016324
rd_1_2_0_1_1 nd_1_0_2000_2000 nd_1_0_3333_2000 0.016324
rd_1_2_0_1_2 nd_1_0_3333_2000 nd_1_0_4666_2000 0.016324
rd_1_2_0_1_3 nd_1_0_4666_2000 nd_1_0_6000_2000 0.016324
rd_1_2_0_1_4 nd_1_0_6000_2000 nd_1_0_7333_2000 0.016324
rd_1_2_0_1_5 nd_1_0_7333_2000 nd_1_0_8666_2000 0.016324
rd_1_2_0_2_0 nd_1_0_666_3333 nd_1_0_2000_3333 0.016324
rd_1_2_0_2_1 nd_1_0_2000_3333 nd_1_0_3333_3333 0.016324
rd_1_2_0_2_2 nd_1_0_3333_3333 nd_1_0_4666_3333 0.016324
rd_1_2_0_2_3 nd_1_0_4666_3333 nd_1_0_6000_3333 0.016324
rd_1_2_0_2_4 nd_1_0_6000_3333 nd_1_0_7333_3333 0.016324
rd_1_2_0_2_5 nd_1_0_7333_3333 nd_1_0_8666_3333 0.016324
rd_1_2_0_3_0 nd_1_0_666_4666 nd_1_0_2000_4666 0.016324
rd_1_2_0_3_1 nd_1_0_2000_4666 nd_1_0_3333_4666 0.016324
rd_1_2_0_3_2 nd_1_0_3333_4666 nd_1_0_4666_4666 0.016324
rd_1_2_0_3_3 nd_1_0_4666_4666 nd_1_0_6000_4666 0.016324
rd_1_2_0_3_4 nd_1_0_6000_4666 nd_1_0_7333_4666 0.016324
rd_1_2_0_3_5 nd_1_0_7333_4666 nd_1_0_8666_4666 0.016324
rd_1_2_0_4_0 nd_1_0_666_6000 nd_1_0_2000_6000 0.016324
rd_1_2_0_4_1 nd_1_0_2000_6000 nd_1_0_3333_6000 0.016324
rd_1_2_0_4_2 nd_1_0_3333_6000 nd_1_0_4666_6000 0.016324
rd_1_2_0_4_3 nd_1_0_4666_6000 nd_1_0_6000_6000 0.016324
rd_1_2_0_4_4 nd_1_0_6000_6000 nd_1_0_7333_6000 0.016324
rd_1_2_0_4_5 nd_1_0_7333_6000 nd_1_0_8666_6000 0.016324
rd_1_2_0_5_0 nd_1_0_666_7333 nd_1_0_2000_7333 0.016324
rd_1_2_0_5_1 nd_1_0_2000_7333 nd_1_0_3333_7333 0.016324
rd_1_2_0_5_2 nd_1_0_3333_7333 nd_1_0_4666_7333 0.016324
rd_1_2_0_5_3 nd_1_0_4666_7333 nd_1_0_6000_7333 0.016324
rd_1_2_0_5_4 nd_1_0_6000_7333 nd_1_0_7333_7333 0.016324
rd_1_2_0_5_5 nd_1_0_7333_7333 nd_1_0_8666_7333 0.016324
rd_1_2_0_6_0 nd_1_0_666_8666 nd_1_0_2000_8666 0.016324
rd_1_2_0_6_1 nd_1_0_2000_8666 nd_1_0_3333_8666 0.016324
rd_1_2_0_6_2 nd_1_0_3333_8666 nd_1_0_4666_8666 0.016324
rd_1_2_0_6_3 nd_1_0_4666_8666 nd_1_0_6000_8666 0.016324
rd_1_2_0_6_4 nd_1_0_6000_8666 nd_1_0_7333_8666 0.016324
rd_1_2_0_6_5 nd_1_0_7333_8666 nd_1_0_8666_8666 0.016324
*-- layer 1: net: 0 [X] VSS net from layer 1-2
*-- layer 2: net: 0 [Y] VDD net from layer 2-1
rd_2_1_0_0_0 nd_2_0_666_666 nd_2_0_666_2000 0.016324
rd_2_1_0_0_1 nd_2_0_666_2000 nd_2_0_666_3333 0.016324
rd_2_1_0_0_2 nd_2_0_666_3333 nd_2_0_666_4666 0.016324
rd_2_1_0_0_3 nd_2_0_666_4666 nd_2_0_666_6000 0.016324
rd_2_1_0_0_4 nd_2_0_666_6000 nd_2_0_666_7333 0.016324
rd_2_1_0_0_5 nd_2_0_666_7333 nd_2_0_666_8666 0.016324
rd_2_1_0_1_0 nd_2_0_2000_666 nd_2_0_2000_2000 0.016324
rd_2_1_0_1_1 nd_2_0_2000_2000 nd_2_0_2000_3333 0.016324
rd_2_1_0_1_2 nd_2_0_2000_3333 nd_2_0_2000_4666 0.016324
rd_2_1_0_1_3 nd_2_0_2000_4666 nd_2_0_2000_6000 0.016324
rd_2_1_0_1_4 nd_2_0_2000_6000 nd_2_0_2000_7333 0.016324
rd_2_1_0_1_5 nd_2_0_2000_7333 nd_2_0_2000_8666 0.016324
rd_2_1_0_2_0 nd_2_0_3333_666 nd_2_0_3333_2000 0.016324
rd_2_1_0_2_1 nd_2_0_3333_2000 nd_2_0_3333_3333 0.016324
rd_2_1_0_2_2 nd_2_0_3333_3333 nd_2_0_3333_4666 0.016324
rd_2_1_0_2_3 nd_2_0_3333_4666 nd_2_0_3333_6000 0.016324
rd_2_1_0_2_4 nd_2_0_3333_6000 nd_2_0_3333_7333 0.016324
rd_2_1_0_2_5 nd_2_0_3333_7333 nd_2_0_3333_8666 0.016324
rd_2_1_0_3_0 nd_2_0_4666_666 nd_2_0_4666_2000 0.016324
rd_2_1_0_3_1 nd_2_0_4666_2000 nd_2_0_4666_3333 0.016324
rd_2_1_0_3_2 nd_2_0_4666_3333 nd_2_0_4666_4666 0.016324
rd_2_1_0_3_3 nd_2_0_4666_4666 nd_2_0_4666_6000 0.016324
rd_2_1_0_3_4 nd_2_0_4666_6000 nd_2_0_4666_7333 0.016324
rd_2_1_0_3_5 nd_2_0_4666_7333 nd_2_0_4666_8666 0.016324
rd_2_1_0_4_0 nd_2_0_6000_666 nd_2_0_6000_2000 0.016324
rd_2_1_0_4_1 nd_2_0_6000_2000 nd_2_0_6000_3333 0.016324
rd_2_1_0_4_2 nd_2_0_6000_3333 nd_2_0_6000_4666 0.016324
rd_2_1_0_4_3 nd_2_0_6000_4666 nd_2_0_6000_6000 0.016324
rd_2_1_0_4_4 nd_2_0_6000_6000 nd_2_0_6000_7333 0.016324
rd_2_1_0_4_5 nd_2_0_6000_7333 nd_2_0_6000_8666 0.016324
rd_2_1_0_5_0 nd_2_0_7333_666 nd_2_0_7333_2000 0.016324
rd_2_1_0_5_1 nd_2_0_7333_2000 nd_2_0_7333_3333 0.016324
rd_2_1_0_5_2 nd_2_0_7333_3333 nd_2_0_7333_4666 0.016324
rd_2_1_0_5_3 nd_2_0_7333_4666 nd_2_0_7333_6000 0.016324
rd_2_1_0_5_4 nd_2_0_7333_6000 nd_2_0_7333_7333 0.016324
rd_2_1_0_5_5 nd_2_0_7333_7333 nd_2_0_7333_8666 0.016324
rd_2_1_0_6_0 nd_2_0_8666_666 nd_2_0_8666_2000 0.016324
rd_2_1_0_6_1 nd_2_0_8666_2000 nd_2_0_8666_3333 0.016324
rd_2_1_0_6_2 nd_2_0_8666_3333 nd_2_0_8666_4666 0.016324
rd_2_1_0_6_3 nd_2_0_8666_4666 nd_2_0_8666_6000 0.016324
rd_2_1_0_6_4 nd_2_0_8666_6000 nd_2_0_8666_7333 0.016324
rd_2_1_0_6_5 nd_2_0_8666_7333 nd_2_0_8666_8666 0.016324
*-- layer 2: net: 0 [Y] VSS net from layer 2-1
*-- via layer 1-2: net: 0 VDD net
rvd_1_0_0_0 nd_1_0_666_666 nd_2_0_666_666 0.005
rvd_1_0_0_1 nd_1_0_2000_666 nd_2_0_2000_666 0.005
rvd_1_0_0_2 nd_1_0_3333_666 nd_2_0_3333_666 0.005
rvd_1_0_0_3 nd_1_0_4666_666 nd_2_0_4666_666 0.005
rvd_1_0_0_4 nd_1_0_6000_666 nd_2_0_6000_666 0.005
rvd_1_0_0_5 nd_1_0_7333_666 nd_2_0_7333_666 0.005
rvd_1_0_0_6 nd_1_0_8666_666 nd_2_0_8666_666 0.005
rvd_1_0_1_0 nd_1_0_666_2000 nd_2_0_666_2000 0.005
rvd_1_0_1_1 nd_1_0_2000_2000 nd_2_0_2000_2000 0.005
rvd_1_0_1_2 nd_1_0_3333_2000 nd_2_0_3333_2000 0.005
rvd_1_0_1_3 nd_1_0_4666_2000 nd_2_0_4666_2000 0.005
rvd_1_0_1_4 nd_1_0_6000_2000 nd_2_0_6000_2000 0.005
rvd_1_0_1_5 nd_1_0_7333_2000 nd_2_0_7333_2000 0.005
rvd_1_0_1_6 nd_1_0_8666_2000 nd_2_0_8666_2000 0.005
rvd_1_0_2_0 nd_1_0_666_3333 nd_2_0_666_3333 0.005
rvd_1_0_2_1 nd_1_0_2000_3333 nd_2_0_2000_3333 0.005
rvd_1_0_2_2 nd_1_0_3333_3333 nd_2_0_3333_3333 0.005
rvd_1_0_2_3 nd_1_0_4666_3333 nd_2_0_4666_3333 0.005
rvd_1_0_2_4 nd_1_0_6000_3333 nd_2_0_6000_3333 0.005
rvd_1_0_2_5 nd_1_0_7333_3333 nd_2_0_7333_3333 0.005
rvd_1_0_2_6 nd_1_0_8666_3333 nd_2_0_8666_3333 0.005
rvd_1_0_3_0 nd_1_0_666_4666 nd_2_0_666_4666 0.005
rvd_1_0_3_1 nd_1_0_2000_4666 nd_2_0_2000_4666 0.005
rvd_1_0_3_2 nd_1_0_3333_4666 nd_2_0_3333_4666 0.005
rvd_1_0_3_3 nd_1_0_4666_4666 nd_2_0_4666_4666 0.005
rvd_1_0_3_4 nd_1_0_6000_4666 nd_2_0_6000_4666 0.005
rvd_1_0_3_5 nd_1_0_7333_4666 nd_2_0_7333_4666 0.005
rvd_1_0_3_6 nd_1_0_8666_4666 nd_2_0_8666_4666 0.005
rvd_1_0_4_0 nd_1_0_666_6000 nd_2_0_666_6000 0.005
rvd_1_0_4_1 nd_1_0_2000_6000 nd_2_0_2000_6000 0.005
rvd_1_0_4_2 nd_1_0_3333_6000 nd_2_0_3333_6000 0.005
rvd_1_0_4_3 nd_1_0_4666_6000 nd_2_0_4666_6000 0.005
rvd_1_0_4_4 nd_1_0_6000_6000 nd_2_0_6000_6000 0.005
rvd_1_0_4_5 nd_1_0_7333_6000 nd_2_0_7333_6000 0.005
rvd_1_0_4_6 nd_1_0_8666_6000 nd_2_0_8666_6000 0.005
rvd_1_0_5_0 nd_1_0_666_7333 nd_2_0_666_7333 0.005
rvd_1_0_5_1 nd_1_0_2000_7333 nd_2_0_2000_7333 0.005
rvd_1_0_5_2 nd_1_0_3333_7333 nd_2_0_3333_7333 0.005
rvd_1_0_5_3 nd_1_0_4666_7333 nd_2_0_4666_7333 0.005
rvd_1_0_5_4 nd_1_0_6000_7333 nd_2_0_6000_7333 0.005
rvd_1_0_5_5 nd_1_0_7333_7333 nd_2_0_7333_7333 0.005
rvd_1_0_5_6 nd_1_0_8666_7333 nd_2_0_8666_7333 0.005
rvd_1_0_6_0 nd_1_0_666_8666 nd_2_0_666_8666 0.005
rvd_1_0_6_1 nd_1_0_2000_8666 nd_2_0_2000_8666 0.005
rvd_1_0_6_2 nd_1_0_3333_8666 nd_2_0_3333_8666 0.005
rvd_1_0_6_3 nd_1_0_4666_8666 nd_2_0_4666_8666 0.005
rvd_1_0_6_4 nd_1_0_6000_8666 nd_2_0_6000_8666 0.005
rvd_1_0_6_5 nd_1_0_7333_8666 nd_2_0_7333_8666 0.005
rvd_1_0_6_6 nd_1_0_8666_8666 nd_2_0_8666_8666 0.005
*-- via layer 1-2: net: 0 VSS net
id_0_0_0_0 nd_1_0_666_666 0 pwl(0 0.0 6.125e-01ns 0.0  6.625e-01ns 1.5e-03  8.811e-01ns 1.5e-03  9.311e-01ns 0.0)
rdesr_0_0_0_0 nd_1_0_666_666 nd_1_0_666_666_ci 225.499
cd_0_0_0_0 nd_1_0_666_666_ci 0 8.74248e-13
id_0_0_0_1 nd_1_0_2000_666 0 pwl(0 0.0 3.180e-01ns 0.0  3.680e-01ns 2.0e-01  4.107e-01ns 2.0e-01  4.607e-01ns 0.0)
rdesr_0_0_0_1 nd_1_0_2000_666 nd_1_0_2000_666_ci 4.82455
cd_0_0_0_1 nd_1_0_2000_666_ci 0 2.39968e-11
id_0_0_0_2 nd_1_0_3333_666 0 pwl(0 0.0 6.543e-01ns 0.0  7.043e-01ns 8.6e-02  9.012e-01ns 8.6e-02  9.512e-01ns 0.0)
rdesr_0_0_0_2 nd_1_0_3333_666 nd_1_0_3333_666_ci 4.2339
cd_0_0_0_2 nd_1_0_3333_666_ci 0 4.51094e-11
id_0_0_0_3 nd_1_0_4666_666 0 pwl(0 0.0 6.729e-01ns 0.0  7.229e-01ns 3.2e-02  9.090e-01ns 3.2e-02  9.590e-01ns 0.0)
rdesr_0_0_0_3 nd_1_0_4666_666 nd_1_0_4666_666_ci 11.8398
cd_0_0_0_3 nd_1_0_4666_666_ci 0 7.9231e-12
id_0_0_0_4 nd_1_0_6000_666 0 pwl(0 0.0 2.371e-01ns 0.0  2.871e-01ns 5.3e-02  5.110e-01ns 5.3e-02  5.610e-01ns 0.0)
rdesr_0_0_0_4 nd_1_0_6000_666 nd_1_0_6000_666_ci 6.17145
cd_0_0_0_4 nd_1_0_6000_666_ci 0 3.20899e-11
id_0_0_0_5 nd_1_0_7333_666 0 pwl(0 0.0 7.026e-01ns 0.0  7.526e-01ns 6.9e-03  8.499e-01ns 6.9e-03  8.999e-01ns 0.0)
rdesr_0_0_0_5 nd_1_0_7333_666 nd_1_0_7333_666_ci 88.3696
cd_0_0_0_5 nd_1_0_7333_666_ci 0 1.53817e-14
id_0_0_0_6 nd_1_0_8666_666 0 pwl(0 0.0 7.191e-01ns 0.0  7.691e-01ns 2.8e-02  8.367e-01ns 2.8e-02  8.867e-01ns 0.0)
rdesr_0_0_0_6 nd_1_0_8666_666 nd_1_0_8666_666_ci 27.7074
cd_0_0_0_6 nd_1_0_8666_666_ci 0 1.88643e-13
id_0_0_0_7 nd_1_0_666_2000 0 pwl(0 0.0 2.809e-01ns 0.0  3.309e-01ns 3.6e-02  8.816e-01ns 3.6e-02  9.316e-01ns 0.0)
rdesr_0_0_0_7 nd_1_0_666_2000 nd_1_0_666_2000_ci 4.14929
cd_0_0_0_7 nd_1_0_666_2000_ci 0 1.8195e-12
id_0_0_0_8 nd_1_0_2000_2000 0 pwl(0 0.0 2.982e-01ns 0.0  3.482e-01ns 2.8e-02  5.925e-01ns 2.8e-02  6.425e-01ns 0.0)
rdesr_0_0_0_8 nd_1_0_2000_2000 nd_1_0_2000_2000_ci 11.047
cd_0_0_0_8 nd_1_0_2000_2000_ci 0 1.00961e-11
id_0_0_0_9 nd_1_0_3333_2000 0 pwl(0 0.0 3.122e-01ns 0.0  3.622e-01ns 1.0e-01  6.117e-01ns 1.0e-01  6.617e-01ns 0.0)
rdesr_0_0_0_9 nd_1_0_3333_2000 nd_1_0_3333_2000_ci 2.90141
cd_0_0_0_9 nd_1_0_3333_2000_ci 0 4.95801e-12
id_0_0_0_10 nd_1_0_4666_2000 0 pwl(0 0.0 3.266e-01ns 0.0  3.766e-01ns 2.5e-03  9.168e-01ns 2.5e-03  9.668e-01ns 0.0)
rdesr_0_0_0_10 nd_1_0_4666_2000 nd_1_0_4666_2000_ci 60.2611
cd_0_0_0_10 nd_1_0_4666_2000_ci 0 1.97248e-12
id_0_0_0_11 nd_1_0_6000_2000 0 pwl(0 0.0 3.476e-01ns 0.0  3.976e-01ns 1.3e-02  6.521e-01ns 1.3e-02  7.021e-01ns 0.0)
rdesr_0_0_0_11 nd_1_0_6000_2000 nd_1_0_6000_2000_ci 23.1754
cd_0_0_0_11 nd_1_0_6000_2000_ci 0 8.98089e-13
id_0_0_0_12 nd_1_0_7333_2000 0 pwl(0 0.0 3.769e-02ns 0.0  8.769e-02ns 1.1e-02  6.248e-01ns 1.1e-02  6.748e-01ns 0.0)
rdesr_0_0_0_12 nd_1_0_7333_2000 nd_1_0_7333_2000_ci 14.4934
cd_0_0_0_12 nd_1_0_7333_2000_ci 0 1.06147e-11
id_0_0_0_13 nd_1_0_8666_2000 0 pwl(0 0.0 5.398e-02ns 0.0  1.040e-01ns 5.5e-02  2.146e-01ns 5.5e-02  2.646e-01ns 0.0)
rdesr_0_0_0_13 nd_1_0_8666_2000 nd_1_0_8666_2000_ci 10.1794
cd_0_0_0_13 nd_1_0_8666_2000_ci 0 1.5449e-11
id_0_0_0_14 nd_1_0_666_3333 0 pwl(0 0.0 5.189e-01ns 0.0  5.689e-01ns 1.4e-01  6.279e-01ns 1.4e-01  6.779e-01ns 0.0)
rdesr_0_0_0_14 nd_1_0_666_3333 nd_1_0_666_3333_ci 5.75108
cd_0_0_0_14 nd_1_0_666_3333_ci 0 2.78909e-11
id_0_0_0_15 nd_1_0_2000_3333 0 pwl(0 0.0 8.510e-02ns 0.0  1.351e-01ns 1.1e-02  2.725e-01ns 1.1e-02  3.225e-01ns 0.0)
rdesr_0_0_0_15 nd_1_0_2000_3333 nd_1_0_2000_3333_ci 42.8746
cd_0_0_0_15 nd_1_0_2000_3333_ci 0 1.47676e-12
id_0_0_0_16 nd_1_0_3333_3333 0 pwl(0 0.0 5.521e-01ns 0.0  6.021e-01ns 7.1e-02  8.403e-01ns 7.1e-02  8.903e-01ns 0.0)
rdesr_0_0_0_16 nd_1_0_3333_3333 nd_1_0_3333_3333_ci 4.39229
cd_0_0_0_16 nd_1_0_3333_3333_ci 0 3.80698e-11
id_0_0_0_17 nd_1_0_4666_3333 0 pwl(0 0.0 1.193e-01ns 0.0  1.693e-01ns 1.1e-02  7.202e-01ns 1.1e-02  7.702e-01ns 0.0)
rdesr_0_0_0_17 nd_1_0_4666_3333 nd_1_0_4666_3333_ci 13.5164
cd_0_0_0_17 nd_1_0_4666_3333_ci 0 5.27832e-12
id_0_0_0_18 nd_1_0_6000_3333 0 pwl(0 0.0 5.830e-01ns 0.0  6.330e-01ns 7.8e-02  7.022e-01ns 7.8e-02  7.522e-01ns 0.0)
rdesr_0_0_0_18 nd_1_0_6000_3333 nd_1_0_6000_3333_ci 9.73638
cd_0_0_0_18 nd_1_0_6000_3333_ci 0 3.55617e-12
id_0_0_0_19 nd_1_0_7333_3333 0 pwl(0 0.0 8.700e-01ns 0.0  9.200e-01ns 3.2e-01  9.212e-01ns 3.2e-01  9.712e-01ns 0.0)
rdesr_0_0_0_19 nd_1_0_7333_3333 nd_1_0_7333_3333_ci 5.56567
cd_0_0_0_19 nd_1_0_7333_3333_ci 0 2.9897e-11
id_0_0_0_20 nd_1_0_8666_3333 0 pwl(0 0.0 8.794e-01ns 0.0  9.294e-01ns 4.0e-02  9.438e-01ns 4.0e-02  9.938e-01ns 0.0)
rdesr_0_0_0_20 nd_1_0_8666_3333 nd_1_0_8666_3333_ci 34.5779
cd_0_0_0_20 nd_1_0_8666_3333_ci 0 4.89736e-12
id_0_0_0_21 nd_1_0_666_4666 0 pwl(0 0.0 5.747e-01ns 0.0  6.247e-01ns 7.5e-02  8.570e-01ns 7.5e-02  9.070e-01ns 0.0)
rdesr_0_0_0_21 nd_1_0_666_4666 nd_1_0_666_4666_ci 4.26373
cd_0_0_0_21 nd_1_0_666_4666_ci 0 4.07707e-11
id_0_0_0_22 nd_1_0_2000_4666 0 pwl(0 0.0 1.447e-01ns 0.0  1.947e-01ns 1.2e-02  7.495e-01ns 1.2e-02  7.995e-01ns 0.0)
rdesr_0_0_0_22 nd_1_0_2000_4666 nd_1_0_2000_4666_ci 12.0544
cd_0_0_0_22 nd_1_0_2000_4666_ci 0 6.35068e-12
id_0_0_0_23 nd_1_0_3333_4666 0 pwl(0 0.0 6.041e-01ns 0.0  6.541e-01ns 3.6e-02  8.760e-01ns 3.6e-02  9.260e-01ns 0.0)
rdesr_0_0_0_23 nd_1_0_3333_4666 nd_1_0_3333_4666_ci 9.25094
cd_0_0_0_23 nd_1_0_3333_4666_ci 0 8.6672e-12
id_0_0_0_24 nd_1_0_4666_4666 0 pwl(0 0.0 1.715e-01ns 0.0  2.215e-01ns 2.3e-02  8.843e-01ns 2.3e-02  9.343e-01ns 0.0)
rdesr_0_0_0_24 nd_1_0_4666_4666 nd_1_0_4666_4666_ci 5.39271
cd_0_0_0_24 nd_1_0_4666_4666_ci 0 2.20651e-12
id_0_0_0_25 nd_1_0_6000_4666 0 pwl(0 0.0 3.162e-01ns 0.0  3.662e-01ns 5.3e-03  9.073e-01ns 5.3e-03  9.573e-01ns 0.0)
rdesr_0_0_0_25 nd_1_0_6000_4666 nd_1_0_6000_4666_ci 28.9583
cd_0_0_0_25 nd_1_0_6000_4666_ci 0 5.30228e-13
id_0_0_0_26 nd_1_0_7333_4666 0 pwl(0 0.0 3.302e-01ns 0.0  3.802e-01ns 9.3e-03  9.153e-01ns 9.3e-03  9.653e-01ns 0.0)
rdesr_0_0_0_26 nd_1_0_7333_4666 nd_1_0_7333_4666_ci 16.6203
cd_0_0_0_26 nd_1_0_7333_4666_ci 0 1.13618e-12
id_0_0_0_27 nd_1_0_8666_4666 0 pwl(0 0.0 4.755e-01ns 0.0  5.255e-01ns 8.4e-02  5.691e-01ns 8.4e-02  6.191e-01ns 0.0)
rdesr_0_0_0_27 nd_1_0_8666_4666 nd_1_0_8666_4666_ci 11.4401
cd_0_0_0_27 nd_1_0_8666_4666_ci 0 1.31426e-11
id_0_0_0_28 nd_1_0_666_6000 0 pwl(0 0.0 3.794e-02ns 0.0  8.794e-02ns 4.5e-02  6.224e-01ns 4.5e-02  6.724e-01ns 0.0)
rdesr_0_0_0_28 nd_1_0_666_6000 nd_1_0_666_6000_ci 3.42036
cd_0_0_0_28 nd_1_0_666_6000_ci 0 1.56673e-11
id_0_0_0_29 nd_1_0_2000_6000 0 pwl(0 0.0 5.568e-02ns 0.0  1.057e-01ns 7.7e-03  2.199e-01ns 7.7e-03  2.699e-01ns 0.0)
rdesr_0_0_0_29 nd_1_0_2000_6000 nd_1_0_2000_6000_ci 70.8519
cd_0_0_0_29 nd_1_0_2000_6000_ci 0 8.16972e-13
id_0_0_0_30 nd_1_0_3333_6000 0 pwl(0 0.0 5.204e-01ns 0.0  5.704e-01ns 1.3e-02  8.202e-01ns 1.3e-02  8.702e-01ns 0.0)
rdesr_0_0_0_30 nd_1_0_3333_6000 nd_1_0_3333_6000_ci 23.5976
cd_0_0_0_30 nd_1_0_3333_6000_ci 0 6.78664e-12
id_0_0_0_31 nd_1_0_4666_6000 0 pwl(0 0.0 5.387e-01ns 0.0  5.887e-01ns 1.8e-02  8.837e-01ns 1.8e-02  9.337e-01ns 0.0)
rdesr_0_0_0_31 nd_1_0_4666_6000 nd_1_0_4666_6000_ci 14.221
cd_0_0_0_31 nd_1_0_4666_6000_ci 0 1.35443e-11
id_0_0_0_32 nd_1_0_6000_6000 0 pwl(0 0.0 6.793e-01ns 0.0  7.293e-01ns 6.9e-02  8.021e-01ns 6.9e-02  8.521e-01ns 0.0)
rdesr_0_0_0_32 nd_1_0_6000_6000 nd_1_0_6000_6000_ci 10.5809
cd_0_0_0_32 nd_1_0_6000_6000_ci 0 1.85614e-11
id_0_0_0_33 nd_1_0_7333_6000 0 pwl(0 0.0 6.963e-01ns 0.0  7.463e-01ns 2.2e-01  8.179e-01ns 2.2e-01  8.679e-01ns 0.0)
rdesr_0_0_0_33 nd_1_0_7333_6000 nd_1_0_7333_6000_ci 3.34342
cd_0_0_0_33 nd_1_0_7333_6000_ci 0 5.95204e-11
id_0_0_0_34 nd_1_0_8666_6000 0 pwl(0 0.0 7.130e-01ns 0.0  7.630e-01ns 8.4e-02  9.244e-01ns 8.4e-02  9.744e-01ns 0.0)
rdesr_0_0_0_34 nd_1_0_8666_6000 nd_1_0_8666_6000_ci 5.06631
cd_0_0_0_34 nd_1_0_8666_6000_ci 0 6.13763e-12
id_0_0_0_35 nd_1_0_666_7333 0 pwl(0 0.0 8.567e-01ns 0.0  9.067e-01ns 2.8e-01  9.294e-01ns 2.8e-01  9.794e-01ns 0.0)
rdesr_0_0_0_35 nd_1_0_666_7333 nd_1_0_666_7333_ci 4.44722
cd_0_0_0_35 nd_1_0_666_7333_ci 0 7.9426e-12
id_0_0_0_36 nd_1_0_2000_7333 0 pwl(0 0.0 4.207e-01ns 0.0  4.707e-01ns 9.5e-02  4.901e-01ns 9.5e-02  5.401e-01ns 0.0)
rdesr_0_0_0_36 nd_1_0_2000_7333 nd_1_0_2000_7333_ci 13.5966
cd_0_0_0_36 nd_1_0_2000_7333_ci 0 1.01443e-11
id_0_0_0_37 nd_1_0_3333_7333 0 pwl(0 0.0 7.654e-01ns 0.0  8.154e-01ns 2.3e-01  8.728e-01ns 2.3e-01  9.228e-01ns 0.0)
rdesr_0_0_0_37 nd_1_0_3333_7333 nd_1_0_3333_7333_ci 3.60399
cd_0_0_0_37 nd_1_0_3333_7333_ci 0 4.26399e-12
id_0_0_0_38 nd_1_0_4666_7333 0 pwl(0 0.0 3.269e-01ns 0.0  3.769e-01ns 7.1e-02  7.110e-01ns 7.1e-02  7.610e-01ns 0.0)
rdesr_0_0_0_38 nd_1_0_4666_7333 nd_1_0_4666_7333_ci 3.28353
cd_0_0_0_38 nd_1_0_4666_7333_ci 0 4.48556e-11
id_0_0_0_39 nd_1_0_6000_7333 0 pwl(0 0.0 4.754e-01ns 0.0  5.254e-01ns 2.6e-02  5.687e-01ns 2.6e-02  6.187e-01ns 0.0)
rdesr_0_0_0_39 nd_1_0_6000_7333 nd_1_0_6000_7333_ci 36.4937
cd_0_0_0_39 nd_1_0_6000_7333_ci 0 1.40099e-12
id_0_0_0_40 nd_1_0_7333_7333 0 pwl(0 0.0 4.034e-02ns 0.0  9.034e-02ns 8.3e-03  6.217e-01ns 8.3e-03  6.717e-01ns 0.0)
rdesr_0_0_0_40 nd_1_0_7333_7333 nd_1_0_7333_7333_ci 18.6569
cd_0_0_0_40 nd_1_0_7333_7333_ci 0 2.88846e-12
id_0_0_0_41 nd_1_0_8666_7333 0 pwl(0 0.0 5.075e-01ns 0.0  5.575e-01ns 7.7e-02  8.073e-01ns 7.7e-02  8.573e-01ns 0.0)
rdesr_0_0_0_41 nd_1_0_8666_7333 nd_1_0_8666_7333_ci 3.88229
cd_0_0_0_41 nd_1_0_8666_7333_ci 0 2.2248e-11
id_0_0_0_42 nd_1_0_666_8666 0 pwl(0 0.0 6.484e-01ns 0.0  6.984e-01ns 2.0e-01  7.733e-01ns 2.0e-01  8.233e-01ns 0.0)
rdesr_0_0_0_42 nd_1_0_666_8666 nd_1_0_666_8666_ci 3.51722
cd_0_0_0_42 nd_1_0_666_8666_ci 0 5.3553e-11
id_0_0_0_43 nd_1_0_2000_8666 0 pwl(0 0.0 2.167e-01ns 0.0  2.667e-01ns 4.6e-02  8.227e-01ns 4.6e-02  8.727e-01ns 0.0)
rdesr_0_0_0_43 nd_1_0_2000_8666 nd_1_0_2000_8666_ci 3.2017
cd_0_0_0_43 nd_1_0_2000_8666_ci 0 3.76174e-11
id_0_0_0_44 nd_1_0_3333_8666 0 pwl(0 0.0 8.068e-01ns 0.0  8.568e-01ns 1.3e-01  9.473e-01ns 1.3e-01  9.973e-01ns 0.0)
rdesr_0_0_0_44 nd_1_0_3333_8666 nd_1_0_3333_8666_ci 4.76208
cd_0_0_0_44 nd_1_0_3333_8666_ci 0 2.62988e-11
id_0_0_0_45 nd_1_0_4666_8666 0 pwl(0 0.0 8.264e-01ns 0.0  8.764e-01ns 2.5e-01  9.126e-01ns 2.5e-01  9.626e-01ns 0.0)
rdesr_0_0_0_45 nd_1_0_4666_8666 nd_1_0_4666_8666_ci 4.22382
cd_0_0_0_45 nd_1_0_4666_8666_ci 0 3.71081e-11
id_0_0_0_46 nd_1_0_6000_8666 0 pwl(0 0.0 5.161e-01ns 0.0  5.661e-01ns 2.2e-01  6.242e-01ns 2.2e-01  6.742e-01ns 0.0)
rdesr_0_0_0_46 nd_1_0_6000_8666 nd_1_0_6000_8666_ci 3.77791
cd_0_0_0_46 nd_1_0_6000_8666_ci 0 4.22462e-11
id_0_0_0_47 nd_1_0_7333_8666 0 pwl(0 0.0 5.287e-01ns 0.0  5.787e-01ns 3.4e-02  8.266e-01ns 3.4e-02  8.766e-01ns 0.0)
rdesr_0_0_0_47 nd_1_0_7333_8666 nd_1_0_7333_8666_ci 8.92102
cd_0_0_0_47 nd_1_0_7333_8666_ci 0 1.03012e-11
id_0_0_0_48 nd_1_0_8666_8666 0 pwl(0 0.0 6.756e-01ns 0.0  7.256e-01ns 1.0e-01  7.985e-01ns 1.0e-01  8.485e-01ns 0.0)
rdesr_0_0_0_48 nd_1_0_8666_8666 nd_1_0_8666_8666_ci 7.17293
cd_0_0_0_48 nd_1_0_8666_8666_ci 0 1.32243e-11

*-- intentional decap


id_add_0 nd_1_0_666_8666 0 pwl(0 0 0.1ns 0.053 0.2ns -0.034 0.3ns 0.033 0.4ns -0.052 0.5ns -0.091 0.6ns 0.066 0.7ns 0.032 0.8ns 0.062 0.9ns -0.001 1.0ns -0.068)
id_add_1 nd_1_0_2000_8666 0 pwl(0 0 0.1ns 0.091 0.2ns -0.069 0.3ns 0.048 0.4ns -0.050 0.5ns -0.053 0.6ns 0.067 0.7ns -0.021 0.8ns 0.025 0.9ns -0.048 1.0ns 0.010)
id_add_2 nd_1_0_3333_8666 0 pwl(0 0 0.1ns 0.033 0.2ns -0.054 0.3ns 0.091 0.4ns -0.056 0.5ns -0.084 0.6ns 0.049 0.7ns -0.022 0.8ns 0.029 0.9ns -0.011 1.0ns 0.023)
id_add_3 nd_1_0_4666_8666 0 pwl(0 0 0.1ns 0.072 0.2ns -0.050 0.3ns 0.041 0.4ns -0.082 0.5ns -0.091 0.6ns 0.051 0.7ns 0.036 0.8ns 0.063 0.9ns 0.003 1.0ns -0.042)
id_add_4 nd_1_0_6000_8666 0 pwl(0 0 0.1ns 0.028 0.2ns -0.008 0.3ns 0.074 0.4ns -0.031 0.5ns -0.091 0.6ns 0.050 0.7ns 0.036 0.8ns 0.034 0.9ns -0.026 1.0ns -0.065)
id_add_5 nd_1_0_7333_8666 0 pwl(0 0 0.1ns 0.074 0.2ns -0.057 0.3ns 0.045 0.4ns -0.091 0.5ns -0.083 0.6ns 0.075 0.7ns -0.002 0.8ns 0.050 0.9ns -0.026 1.0ns 0.016)
id_add_6 nd_1_0_8666_8666 0 pwl(0 0 0.1ns 0.077 0.2ns -0.023 0.3ns 0.005 0.4ns -0.057 0.5ns -0.091 0.6ns 0.058 0.7ns 0.038 0.8ns 0.004 0.9ns -0.008 1.0ns -0.003)
id_add_7 nd_1_0_8666_666 0 pwl(0 0 0.1ns 0.015 0.2ns -0.034 0.3ns 0.040 0.4ns -0.058 0.5ns -0.091 0.6ns 0.065 0.7ns 0.030 0.8ns 0.029 0.9ns -0.014 1.0ns 0.018)
id_add_8 nd_1_0_8666_2000 0 pwl(0 0 0.1ns 0.024 0.2ns -0.091 0.3ns 0.068 0.4ns -0.070 0.5ns -0.076 0.6ns 0.073 0.7ns 0.049 0.8ns 0.026 0.9ns -0.025 1.0ns 0.020)
id_add_9 nd_1_0_8666_3333 0 pwl(0 0 0.1ns 0.055 0.2ns -0.004 0.3ns 0.042 0.4ns -0.046 0.5ns -0.091 0.6ns 0.052 0.7ns 0.024 0.8ns 0.009 0.9ns -0.029 1.0ns -0.013)
id_add_10 nd_1_0_8666_4666 0 pwl(0 0 0.1ns 0.013 0.2ns -0.091 0.3ns 0.038 0.4ns -0.029 0.5ns -0.060 0.6ns 0.040 0.7ns 0.060 0.8ns 0.052 0.9ns -0.046 1.0ns 0.023)
id_add_11 nd_1_0_8666_6000 0 pwl(0 0 0.1ns 0.080 0.2ns -0.068 0.3ns 0.031 0.4ns -0.028 0.5ns -0.091 0.6ns 0.061 0.7ns 0.011 0.8ns 0.021 0.9ns -0.048 1.0ns 0.030)
id_add_12 nd_1_0_8666_7333 0 pwl(0 0 0.1ns 0.049 0.2ns -0.004 0.3ns 0.056 0.4ns -0.063 0.5ns -0.091 0.6ns 0.038 0.7ns -0.019 0.8ns 0.059 0.9ns 0.012 1.0ns -0.037)


cd_add_cap10 nd_1_0_2000_2000 nd1 'dcap_int_val136'
cd_add_cap11 nd_1_0_4666_2000 nd2 'dcap_int_val137' 
cd_add_cap12 nd_1_0_7333_2000 nd3 'dcap_int_val138' 
cd_add_cap23 nd_1_0_2000_4666 nd4 'dcap_int_val139' 
cd_add_cap25 nd_1_0_4666_4666 nd5 'dcap_int_val140' 
cd_add_cap27 nd_1_0_7333_4666 nd6 'dcap_int_val141' 
cd_add_cap37 nd_1_0_2000_7333 nd7 'dcap_int_val142' 
cd_add_cap39 nd_1_0_4666_7333 nd8 'dcap_int_val143' 
cd_add_cap41 nd_1_0_7333_7333 nd9 'dcap_int_val144' 

rd_add1 nd1 0 'esr28'
rd_add2 nd2 0 'esr29'
rd_add3 nd3 0 'esr30'
rd_add4 nd4 0 'esr31'
rd_add5 nd5 0 'esr32'
rd_add6 nd6 0 'esr33'
rd_add7 nd7 0 'esr34'
rd_add8 nd8 0 'esr35'
rd_add9 nd9 0 'esr36'

.include 'moscap_esr.txt'
.include 'chip_param_dcap.txt'

*-- p/g pad array
xd_pad_0_1 nd_pad_port_0_1 nd_pad_0_1 ubump_subckt
xd_pad_0_3 nd_pad_port_0_3 nd_pad_0_3 ubump_subckt
xd_pad_0_5 nd_pad_port_0_5 nd_pad_0_5 ubump_subckt
xd_pad_0_7 nd_pad_port_0_7 nd_pad_0_7 ubump_subckt
xd_pad_0_9 nd_pad_port_0_9 nd_pad_0_9 ubump_subckt
xd_pad_1_0 nd_pad_port_1_0 nd_pad_1_0 ubump_subckt
xd_pad_1_2 nd_pad_port_1_2 nd_pad_1_2 ubump_subckt
xd_pad_1_4 nd_pad_port_1_4 nd_pad_1_4 ubump_subckt
xd_pad_1_6 nd_pad_port_1_6 nd_pad_1_6 ubump_subckt
xd_pad_1_8 nd_pad_port_1_8 nd_pad_1_8 ubump_subckt
xd_pad_2_1 nd_pad_port_2_1 nd_pad_2_1 ubump_subckt
xd_pad_2_3 nd_pad_port_2_3 nd_pad_2_3 ubump_subckt
xd_pad_2_5 nd_pad_port_2_5 nd_pad_2_5 ubump_subckt
xd_pad_2_7 nd_pad_port_2_7 nd_pad_2_7 ubump_subckt
xd_pad_2_9 nd_pad_port_2_9 nd_pad_2_9 ubump_subckt
xd_pad_3_0 nd_pad_port_3_0 nd_pad_3_0 ubump_subckt
xd_pad_3_2 nd_pad_port_3_2 nd_pad_3_2 ubump_subckt
xd_pad_3_4 nd_pad_port_3_4 nd_pad_3_4 ubump_subckt
xd_pad_3_6 nd_pad_port_3_6 nd_pad_3_6 ubump_subckt
xd_pad_3_8 nd_pad_port_3_8 nd_pad_3_8 ubump_subckt
xd_pad_4_1 nd_pad_port_4_1 nd_pad_4_1 ubump_subckt
xd_pad_4_3 nd_pad_port_4_3 nd_pad_4_3 ubump_subckt
xd_pad_4_5 nd_pad_port_4_5 nd_pad_4_5 ubump_subckt
xd_pad_4_7 nd_pad_port_4_7 nd_pad_4_7 ubump_subckt
xd_pad_4_9 nd_pad_port_4_9 nd_pad_4_9 ubump_subckt
xd_pad_5_0 nd_pad_port_5_0 nd_pad_5_0 ubump_subckt
xd_pad_5_2 nd_pad_port_5_2 nd_pad_5_2 ubump_subckt
xd_pad_5_4 nd_pad_port_5_4 nd_pad_5_4 ubump_subckt
xd_pad_5_6 nd_pad_port_5_6 nd_pad_5_6 ubump_subckt
xd_pad_5_8 nd_pad_port_5_8 nd_pad_5_8 ubump_subckt
xd_pad_6_1 nd_pad_port_6_1 nd_pad_6_1 ubump_subckt
xd_pad_6_3 nd_pad_port_6_3 nd_pad_6_3 ubump_subckt
xd_pad_6_5 nd_pad_port_6_5 nd_pad_6_5 ubump_subckt
xd_pad_6_7 nd_pad_port_6_7 nd_pad_6_7 ubump_subckt
xd_pad_6_9 nd_pad_port_6_9 nd_pad_6_9 ubump_subckt
xd_pad_7_0 nd_pad_port_7_0 nd_pad_7_0 ubump_subckt
xd_pad_7_2 nd_pad_port_7_2 nd_pad_7_2 ubump_subckt
xd_pad_7_4 nd_pad_port_7_4 nd_pad_7_4 ubump_subckt
xd_pad_7_6 nd_pad_port_7_6 nd_pad_7_6 ubump_subckt
xd_pad_7_8 nd_pad_port_7_8 nd_pad_7_8 ubump_subckt
xd_pad_8_1 nd_pad_port_8_1 nd_pad_8_1 ubump_subckt
xd_pad_8_3 nd_pad_port_8_3 nd_pad_8_3 ubump_subckt
xd_pad_8_5 nd_pad_port_8_5 nd_pad_8_5 ubump_subckt
xd_pad_8_7 nd_pad_port_8_7 nd_pad_8_7 ubump_subckt
xd_pad_8_9 nd_pad_port_8_9 nd_pad_8_9 ubump_subckt
xd_pad_9_0 nd_pad_port_9_0 nd_pad_9_0 ubump_subckt
xd_pad_9_2 nd_pad_port_9_2 nd_pad_9_2 ubump_subckt
xd_pad_9_4 nd_pad_port_9_4 nd_pad_9_4 ubump_subckt
xd_pad_9_6 nd_pad_port_9_6 nd_pad_9_6 ubump_subckt
xd_pad_9_8 nd_pad_port_9_8 nd_pad_9_8 ubump_subckt
.include 'ubump.subckt'

*-- pad to via
rd_pad2via_0_1 nd_pad_0_1 nd_2_0_666_2000  0.001
rd_pad2via_0_3 nd_pad_0_3 nd_2_0_666_3333  0.001
rd_pad2via_0_5 nd_pad_0_5 nd_2_0_666_6000  0.001
rd_pad2via_0_7 nd_pad_0_7 nd_2_0_666_7333  0.001
rd_pad2via_0_9 nd_pad_0_9 nd_2_0_666_8666  0.001
rd_pad2via_1_0 nd_pad_1_0 nd_2_0_2000_666  0.001
rd_pad2via_1_2 nd_pad_1_2 nd_2_0_2000_3333  0.001
rd_pad2via_1_4 nd_pad_1_4 nd_2_0_2000_4666  0.001
rd_pad2via_1_6 nd_pad_1_6 nd_2_0_2000_6000  0.001
rd_pad2via_1_8 nd_pad_1_8 nd_2_0_2000_8666  0.001
rd_pad2via_2_1 nd_pad_2_1 nd_2_0_3333_2000  0.001
rd_pad2via_2_3 nd_pad_2_3 nd_2_0_3333_3333  0.001
rd_pad2via_2_5 nd_pad_2_5 nd_2_0_3333_6000  0.001
rd_pad2via_2_7 nd_pad_2_7 nd_2_0_3333_7333  0.001
rd_pad2via_2_9 nd_pad_2_9 nd_2_0_3333_8666  0.001
rd_pad2via_3_0 nd_pad_3_0 nd_2_0_3333_666  0.001
rd_pad2via_3_2 nd_pad_3_2 nd_2_0_3333_3333  0.001
rd_pad2via_3_4 nd_pad_3_4 nd_2_0_3333_4666  0.001
rd_pad2via_3_6 nd_pad_3_6 nd_2_0_3333_6000  0.001
rd_pad2via_3_8 nd_pad_3_8 nd_2_0_3333_8666  0.001
rd_pad2via_4_1 nd_pad_4_1 nd_2_0_4666_2000  0.001
rd_pad2via_4_3 nd_pad_4_3 nd_2_0_4666_3333  0.001
rd_pad2via_4_5 nd_pad_4_5 nd_2_0_4666_6000  0.001
rd_pad2via_4_7 nd_pad_4_7 nd_2_0_4666_7333  0.001
rd_pad2via_4_9 nd_pad_4_9 nd_2_0_4666_8666  0.001
rd_pad2via_5_0 nd_pad_5_0 nd_2_0_6000_666  0.001
rd_pad2via_5_2 nd_pad_5_2 nd_2_0_6000_3333  0.001
rd_pad2via_5_4 nd_pad_5_4 nd_2_0_6000_4666  0.001
rd_pad2via_5_6 nd_pad_5_6 nd_2_0_6000_6000  0.001
rd_pad2via_5_8 nd_pad_5_8 nd_2_0_6000_8666  0.001
rd_pad2via_6_1 nd_pad_6_1 nd_2_0_6000_2000  0.001
rd_pad2via_6_3 nd_pad_6_3 nd_2_0_6000_3333  0.001
rd_pad2via_6_5 nd_pad_6_5 nd_2_0_6000_6000  0.001
rd_pad2via_6_7 nd_pad_6_7 nd_2_0_6000_7333  0.001
rd_pad2via_6_9 nd_pad_6_9 nd_2_0_6000_8666  0.001
rd_pad2via_7_0 nd_pad_7_0 nd_2_0_7333_666  0.001
rd_pad2via_7_2 nd_pad_7_2 nd_2_0_7333_3333  0.001
rd_pad2via_7_4 nd_pad_7_4 nd_2_0_7333_4666  0.001
rd_pad2via_7_6 nd_pad_7_6 nd_2_0_7333_6000  0.001
rd_pad2via_7_8 nd_pad_7_8 nd_2_0_7333_8666  0.001
rd_pad2via_8_1 nd_pad_8_1 nd_2_0_8666_2000  0.001
rd_pad2via_8_3 nd_pad_8_3 nd_2_0_8666_3333  0.001
rd_pad2via_8_5 nd_pad_8_5 nd_2_0_8666_6000  0.001
rd_pad2via_8_7 nd_pad_8_7 nd_2_0_8666_7333  0.001
rd_pad2via_8_9 nd_pad_8_9 nd_2_0_8666_8666  0.001
rd_pad2via_9_0 nd_pad_9_0 nd_2_0_8666_666  0.001
rd_pad2via_9_2 nd_pad_9_2 nd_2_0_8666_3333  0.001
rd_pad2via_9_4 nd_pad_9_4 nd_2_0_8666_4666  0.001
rd_pad2via_9_6 nd_pad_9_6 nd_2_0_8666_6000  0.001
rd_pad2via_9_8 nd_pad_9_8 nd_2_0_8666_8666  0.001

.ends chiplet4
