INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/VGA_color_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_color_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_2
INFO: [VRFC 10-311] analyzing module divider_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_driver_640x480.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver_640x480
INFO: [VRFC 10-2458] undeclared symbol pix_data_req_flag, assumed default net type wire [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_driver_640x480.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sim_1/new/vga_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
