{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 7.4000"
  ],
  "cts__clock__skew__hold": 1.0715,
  "cts__clock__skew__hold__post_repair": 1.0675,
  "cts__clock__skew__hold__pre_repair": 1.0675,
  "cts__clock__skew__setup": 1.0715,
  "cts__clock__skew__setup__post_repair": 1.0675,
  "cts__clock__skew__setup__pre_repair": 1.0675,
  "cts__design__instance__area": 108270.2422,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 107376.9609,
  "cts__design__instance__area__pre_repair": 107376.9609,
  "cts__design__instance__area__stdcell": 108270.2422,
  "cts__design__instance__area__stdcell__post_repair": 107376.9609,
  "cts__design__instance__area__stdcell__pre_repair": 107376.9609,
  "cts__design__instance__count": 13853,
  "cts__design__instance__count__hold_buffer": 126.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 13724,
  "cts__design__instance__count__pre_repair": 13724,
  "cts__design__instance__count__setup_buffer": 3.0,
  "cts__design__instance__count__stdcell": 13853,
  "cts__design__instance__count__stdcell__post_repair": 13724,
  "cts__design__instance__count__stdcell__pre_repair": 13724,
  "cts__design__instance__displacement__max": 16.6,
  "cts__design__instance__displacement__mean": 0.1225,
  "cts__design__instance__displacement__total": 1703.5915,
  "cts__design__instance__utilization": 0.4969,
  "cts__design__instance__utilization__post_repair": 0.4928,
  "cts__design__instance__utilization__pre_repair": 0.4928,
  "cts__design__instance__utilization__stdcell": 0.4969,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4928,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4928,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 353212.3895,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.1186,
  "cts__timing__drv__max_cap_limit__post_repair": 0.1525,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.1525,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.1917,
  "cts__timing__drv__max_slew_limit__post_repair": 0.1884,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.1884,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -3.48,
  "cts__timing__setup__tns__pre_repair": -3.48,
  "cts__timing__setup__ws": 0.02,
  "cts__timing__setup__ws__post_repair": -0.39,
  "cts__timing__setup__ws__pre_repair": -0.39,
  "detailedplace__clock__skew__hold": 5.6906,
  "detailedplace__clock__skew__setup": 5.6906,
  "detailedplace__cpu__total": 21.23,
  "detailedplace__design__instance__area": 106983.3594,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 106983.3594,
  "detailedplace__design__instance__count": 13642,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 13642,
  "detailedplace__design__instance__displacement__max": 32.36,
  "detailedplace__design__instance__displacement__mean": 2.3435,
  "detailedplace__design__instance__displacement__total": 31973.24,
  "detailedplace__design__instance__utilization": 0.491,
  "detailedplace__design__instance__utilization__stdcell": 0.491,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 356428.0,
  "detailedplace__route__wirelength__estimated": 349670.46,
  "detailedplace__runtime__total": "0:21.72",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.1525,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.1884,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.78,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 7243,
  "detailedroute__route__drc_errors__iter:2": 1163,
  "detailedroute__route__drc_errors__iter:3": 1050,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 12741,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 103003,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 103003,
  "detailedroute__route__wirelength": 471329,
  "detailedroute__route__wirelength__iter:1": 474411,
  "detailedroute__route__wirelength__iter:2": 472141,
  "detailedroute__route__wirelength__iter:3": 471332,
  "detailedroute__route__wirelength__iter:4": 471329,
  "finish__clock__skew__hold": 0.8743,
  "finish__clock__skew__setup": 0.8743,
  "finish__cpu__total": 35.9,
  "finish__design__instance__area": 108270.2422,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 108270.2422,
  "finish__design__instance__count": 13853,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 13853,
  "finish__design__instance__utilization": 0.4969,
  "finish__design__instance__utilization__stdcell": 0.4969,
  "finish__design__io": 264,
  "finish__mem__peak": 590904.0,
  "finish__runtime__total": "0:37.15",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.1901,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.2609,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.77,
  "finish__timing__wns_percent_delay": 10.912115,
  "floorplan__clock__skew__hold": 5.6218,
  "floorplan__clock__skew__setup": 5.6218,
  "floorplan__cpu__total": 3.73,
  "floorplan__design__instance__area": 82794.2422,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 82794.2422,
  "floorplan__design__instance__count": 12079,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 12079,
  "floorplan__design__instance__utilization": 0.38,
  "floorplan__design__instance__utilization__stdcell": 0.38,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 291768.0,
  "floorplan__runtime__total": "0:04.04",
  "floorplan__timing__setup__tns": -27256.0,
  "floorplan__timing__setup__ws": -12.9,
  "globalplace__clock__skew__hold": 5.5992,
  "globalplace__clock__skew__setup": 5.5992,
  "globalplace__design__instance__area": 84013.4375,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 84013.4375,
  "globalplace__design__instance__count": 13349,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 13349,
  "globalplace__design__instance__utilization": 0.3856,
  "globalplace__design__instance__utilization__stdcell": 0.3856,
  "globalplace__design__io": 264,
  "globalplace__timing__setup__tns": -31398.8105,
  "globalplace__timing__setup__ws": -13.29,
  "globalroute__clock__skew__hold": 1.0767,
  "globalroute__clock__skew__setup": 1.0767,
  "globalroute__design__instance__area": 108270.2422,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 108270.2422,
  "globalroute__design__instance__count": 13853,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 13853,
  "globalroute__design__instance__utilization": 0.4969,
  "globalroute__design__instance__utilization__stdcell": 0.4969,
  "globalroute__design__io": 264,
  "globalroute__timing__clock__slack": -0.112,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.1059,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.1944,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -1.69,
  "globalroute__timing__setup__ws": -0.11,
  "placeopt__clock__skew__hold": 5.5992,
  "placeopt__clock__skew__hold__pre_opt": 5.5992,
  "placeopt__clock__skew__setup": 5.5992,
  "placeopt__clock__skew__setup__pre_opt": 5.5992,
  "placeopt__cpu__total": 35.4,
  "placeopt__design__instance__area": 106983.3594,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 84013.4375,
  "placeopt__design__instance__area__stdcell": 106983.3594,
  "placeopt__design__instance__area__stdcell__pre_opt": 84013.4375,
  "placeopt__design__instance__count": 13642,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 13349,
  "placeopt__design__instance__count__stdcell": 13642,
  "placeopt__design__instance__count__stdcell__pre_opt": 13349,
  "placeopt__design__instance__utilization": 0.491,
  "placeopt__design__instance__utilization__pre_opt": 0.3856,
  "placeopt__design__instance__utilization__stdcell": 0.491,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3856,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 376004.0,
  "placeopt__runtime__total": "0:36.01",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.1712,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.2025,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": -0.0,
  "placeopt__timing__setup__tns__pre_opt": -31398.8105,
  "placeopt__timing__setup__ws": 0.8,
  "placeopt__timing__setup__ws__pre_opt": -13.29,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2022-09-07 09:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "e4cf676c-d270-4a98-b4fc-88c8a40e028d",
  "run__flow__variant": "base",
  "synth__cpu__total": 117.44,
  "synth__design__instance__area__stdcell": 87631.68,
  "synth__design__instance__count__stdcell": 13243.0,
  "synth__mem__peak": 254320.0,
  "synth__runtime__total": "2:05.13",
  "total_time": "0:03:44.050000"
}