##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_TS_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPD_CLOCK_10K
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (SPD_CLOCK_10K:R vs. SPD_CLOCK_10K:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_TS_IntClock          | Frequency: 24.94 MHz  | Target: 1.60 MHz   | 
Clock: ADC_TS_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_theACLK              | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_theACLK(routed)      | N/A                   | Target: 1.85 MHz   | 
Clock: CLOCK_10                 | N/A                   | Target: 0.00 MHz   | 
Clock: CLOCK_10(routed)         | N/A                   | Target: 0.00 MHz   | 
Clock: CLOCK_200                | N/A                   | Target: 0.00 MHz   | 
Clock: CLOCK_200(routed)        | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                | Frequency: 58.39 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: SPD_CLOCK_10K            | Frequency: 36.85 MHz  | Target: 0.01 MHz   | 
Clock: UART_IntClock            | Frequency: 53.23 MHz  | Target: 0.92 MHz   | 
Clock: control_clk              | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk(routed)      | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1            | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1(routed)    | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_TS_IntClock  ADC_TS_IntClock  625000           584898      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_TS_IntClock  CyBUS_CLK        41666.7          34621       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_TS_IntClock  41666.7          34330       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          33451       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          24540       N/A              N/A         N/A              N/A         N/A              N/A         
SPD_CLOCK_10K    SPD_CLOCK_10K    1e+008           99972863    N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1064546     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
PM1_input(0)_PAD  27127         SPD_CLOCK_10K:R   
PM1_input(1)_PAD  16017         SPD_CLOCK_10K:R   
PM2_input(0)_PAD  26227         SPD_CLOCK_10K:R   
PM2_input(1)_PAD  22143         SPD_CLOCK_10K:R   


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  30240         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_TS_IntClock
*********************************************
Clock: ADC_TS_IntClock
Frequency: 24.94 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 584898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36592
-------------------------------------   ----- 
End-of-path arrival time (ps)           36592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell83  12909  36592  584898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.39 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24540p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         2009   2009  24540  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6008   8017  24540  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11367  24540  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13656  24540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPD_CLOCK_10K
*******************************************
Clock: SPD_CLOCK_10K
Frequency: 36.85 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99972863p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22907
-------------------------------------   ----- 
End-of-path arrival time (ps)           22907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   5257  11177  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19607  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19607  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  22907  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  22907  99972863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 53.23 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12597
-------------------------------------   ----- 
End-of-path arrival time (ps)           12597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1064546  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      4328   5578  1064546  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   8928  1064546  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3669  12597  1064546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell       1020   1020  33451  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell142   3685   4705  33451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_192/main_0
Capture Clock  : Net_192/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34330  RISE       1
Net_192/main_0                       macrocell141   2577   3827  34330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24540p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         2009   2009  24540  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6008   8017  24540  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11367  24540  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13656  24540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_192/q                                 macrocell141   1250   1250  34621  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell142   2285   3535  34621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1


5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 584898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36592
-------------------------------------   ----- 
End-of-path arrival time (ps)           36592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell83  12909  36592  584898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12597
-------------------------------------   ----- 
End-of-path arrival time (ps)           12597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1064546  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      4328   5578  1064546  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   8928  1064546  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3669  12597  1064546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (SPD_CLOCK_10K:R vs. SPD_CLOCK_10K:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99972863p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22907
-------------------------------------   ----- 
End-of-path arrival time (ps)           22907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   5257  11177  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19607  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19607  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  22907  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  22907  99972863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24540p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         2009   2009  24540  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6008   8017  24540  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11367  24540  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13656  24540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29226p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8931
-------------------------------------   ---- 
End-of-path arrival time (ps)           8931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell6       2009   2009  24540  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell43   6922   8931  29226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29226p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8931
-------------------------------------   ---- 
End-of-path arrival time (ps)           8931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  24540  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell51   6922   8931  29226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31004p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell6       2009   2009  24540  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell46   5143   7152  31004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31004p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell6       2009   2009  24540  RISE       1
\UART:BUART:rx_last\/main_0  macrocell52   5143   7152  31004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31006p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  24540  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell49   5142   7151  31006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31006p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  24540  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell50   5142   7151  31006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell       1020   1020  33451  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell142   3685   4705  33451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_192/main_0
Capture Clock  : Net_192/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34330  RISE       1
Net_192/main_0                       macrocell141   2577   3827  34330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34330  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/main_0     macrocell143   2577   3827  34330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell142   1250   1250  34330  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell142   2576   3826  34330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_192/q                                 macrocell141   1250   1250  34621  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell142   2285   3535  34621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 584898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36592
-------------------------------------   ----- 
End-of-path arrival time (ps)           36592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell83  12909  36592  584898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 584898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36592
-------------------------------------   ----- 
End-of-path arrival time (ps)           36592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell96  12909  36592  584898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 584898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36592
-------------------------------------   ----- 
End-of-path arrival time (ps)           36592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell102  12909  36592  584898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 584898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36592
-------------------------------------   ----- 
End-of-path arrival time (ps)           36592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell114  12909  36592  584898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 585118p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36372
-------------------------------------   ----- 
End-of-path arrival time (ps)           36372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell89  12688  36372  585118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 585118p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36372
-------------------------------------   ----- 
End-of-path arrival time (ps)           36372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell124  12688  36372  585118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 585118p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36372
-------------------------------------   ----- 
End-of-path arrival time (ps)           36372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell125  12688  36372  585118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 585118p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36372
-------------------------------------   ----- 
End-of-path arrival time (ps)           36372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell126  12688  36372  585118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 585812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35678
-------------------------------------   ----- 
End-of-path arrival time (ps)           35678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell79  11995  35678  585812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 585812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35678
-------------------------------------   ----- 
End-of-path arrival time (ps)           35678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell91  11995  35678  585812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 585812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35678
-------------------------------------   ----- 
End-of-path arrival time (ps)           35678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell95  11995  35678  585812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 585812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35678
-------------------------------------   ----- 
End-of-path arrival time (ps)           35678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell127  11995  35678  585812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 586359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35131
-------------------------------------   ----- 
End-of-path arrival time (ps)           35131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell90  11448  35131  586359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 586359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35131
-------------------------------------   ----- 
End-of-path arrival time (ps)           35131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell99  11448  35131  586359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 586359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35131
-------------------------------------   ----- 
End-of-path arrival time (ps)           35131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell129  11448  35131  586359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 586359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35131
-------------------------------------   ----- 
End-of-path arrival time (ps)           35131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell140  11448  35131  586359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 588146p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33344
-------------------------------------   ----- 
End-of-path arrival time (ps)           33344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell86   9660  33344  588146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 588146p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33344
-------------------------------------   ----- 
End-of-path arrival time (ps)           33344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell87   9660  33344  588146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 588146p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33344
-------------------------------------   ----- 
End-of-path arrival time (ps)           33344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell107   9660  33344  588146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 588184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33306
-------------------------------------   ----- 
End-of-path arrival time (ps)           33306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell104   9623  33306  588184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 588184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33306
-------------------------------------   ----- 
End-of-path arrival time (ps)           33306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell115   9623  33306  588184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 588184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33306
-------------------------------------   ----- 
End-of-path arrival time (ps)           33306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell120   9623  33306  588184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 588184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33306
-------------------------------------   ----- 
End-of-path arrival time (ps)           33306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell130   9623  33306  588184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 588881p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32609
-------------------------------------   ----- 
End-of-path arrival time (ps)           32609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell82   8925  32609  588881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 588881p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32609
-------------------------------------   ----- 
End-of-path arrival time (ps)           32609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell93   8925  32609  588881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 589771p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31719
-------------------------------------   ----- 
End-of-path arrival time (ps)           31719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell97   8036  31719  589771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 589771p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31719
-------------------------------------   ----- 
End-of-path arrival time (ps)           31719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell98   8036  31719  589771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 589771p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31719
-------------------------------------   ----- 
End-of-path arrival time (ps)           31719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell117   8036  31719  589771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 589771p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31719
-------------------------------------   ----- 
End-of-path arrival time (ps)           31719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell128   8036  31719  589771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 589775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31715
-------------------------------------   ----- 
End-of-path arrival time (ps)           31715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell103   8032  31715  589775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 589775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31715
-------------------------------------   ----- 
End-of-path arrival time (ps)           31715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell108   8032  31715  589775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 589775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31715
-------------------------------------   ----- 
End-of-path arrival time (ps)           31715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell111   8032  31715  589775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 589775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31715
-------------------------------------   ----- 
End-of-path arrival time (ps)           31715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell121   8032  31715  589775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 589786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31704
-------------------------------------   ----- 
End-of-path arrival time (ps)           31704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell106   8020  31704  589786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 589786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31704
-------------------------------------   ----- 
End-of-path arrival time (ps)           31704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell131   8020  31704  589786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 589786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31704
-------------------------------------   ----- 
End-of-path arrival time (ps)           31704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell135   8020  31704  589786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 591007p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30483
-------------------------------------   ----- 
End-of-path arrival time (ps)           30483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell81   6800  30483  591007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 591007p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30483
-------------------------------------   ----- 
End-of-path arrival time (ps)           30483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell118   6800  30483  591007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 591007p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30483
-------------------------------------   ----- 
End-of-path arrival time (ps)           30483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell123   6800  30483  591007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 591007p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30483
-------------------------------------   ----- 
End-of-path arrival time (ps)           30483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell138   6800  30483  591007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 591021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30469
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell94   6786  30469  591021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 591021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30469
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell116   6786  30469  591021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 591021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30469
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell132   6786  30469  591021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 591021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30469
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell136   6786  30469  591021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 591970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29520
-------------------------------------   ----- 
End-of-path arrival time (ps)           29520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell85   5837  29520  591970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 591970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29520
-------------------------------------   ----- 
End-of-path arrival time (ps)           29520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell113   5837  29520  591970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 591970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29520
-------------------------------------   ----- 
End-of-path arrival time (ps)           29520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell134   5837  29520  591970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 591970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29520
-------------------------------------   ----- 
End-of-path arrival time (ps)           29520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell137   5837  29520  591970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 591989p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29501
-------------------------------------   ----- 
End-of-path arrival time (ps)           29501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell80   5817  29501  591989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 591989p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29501
-------------------------------------   ----- 
End-of-path arrival time (ps)           29501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell88   5817  29501  591989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 591989p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29501
-------------------------------------   ----- 
End-of-path arrival time (ps)           29501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell109   5817  29501  591989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 591989p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29501
-------------------------------------   ----- 
End-of-path arrival time (ps)           29501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell112   5817  29501  591989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 592786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28704
-------------------------------------   ----- 
End-of-path arrival time (ps)           28704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell119   5020  28704  592786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 592786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28704
-------------------------------------   ----- 
End-of-path arrival time (ps)           28704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell122   5020  28704  592786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 593052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28438
-------------------------------------   ----- 
End-of-path arrival time (ps)           28438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell77   4755  28438  593052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 593052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28438
-------------------------------------   ----- 
End-of-path arrival time (ps)           28438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell105   4755  28438  593052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 593052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28438
-------------------------------------   ----- 
End-of-path arrival time (ps)           28438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell110   4755  28438  593052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 593065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28425
-------------------------------------   ----- 
End-of-path arrival time (ps)           28425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell78   4741  28425  593065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 593065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28425
-------------------------------------   ----- 
End-of-path arrival time (ps)           28425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell133   4741  28425  593065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 593065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28425
-------------------------------------   ----- 
End-of-path arrival time (ps)           28425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell139   4741  28425  593065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 594871p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26619
-------------------------------------   ----- 
End-of-path arrival time (ps)           26619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell92   2936  26619  594871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 594871p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26619
-------------------------------------   ----- 
End-of-path arrival time (ps)           26619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell101   2936  26619  594871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 594872p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26618
-------------------------------------   ----- 
End-of-path arrival time (ps)           26618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53   9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell84   2934  26618  594872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 594872p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26618
-------------------------------------   ----- 
End-of-path arrival time (ps)           26618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q              macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell53    9566  10816  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  14166  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    6168  20333  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23683  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell100   2934  26618  594872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 605617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15873
-------------------------------------   ----- 
End-of-path arrival time (ps)           15873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell89  14623  15873  605617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15873
-------------------------------------   ----- 
End-of-path arrival time (ps)           15873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell124  14623  15873  605617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 605617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15873
-------------------------------------   ----- 
End-of-path arrival time (ps)           15873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell125  14623  15873  605617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 605617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15873
-------------------------------------   ----- 
End-of-path arrival time (ps)           15873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell126  14623  15873  605617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 605829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell89  14411  15661  605829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell124  14411  15661  605829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 605829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell125  14411  15661  605829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 605829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell126  14411  15661  605829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15446
-------------------------------------   ----- 
End-of-path arrival time (ps)           15446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell78  14196  15446  606044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15446
-------------------------------------   ----- 
End-of-path arrival time (ps)           15446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell133  14196  15446  606044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15446
-------------------------------------   ----- 
End-of-path arrival time (ps)           15446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell139  14196  15446  606044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15433
-------------------------------------   ----- 
End-of-path arrival time (ps)           15433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell77  14183  15433  606057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15433
-------------------------------------   ----- 
End-of-path arrival time (ps)           15433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell105  14183  15433  606057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15433
-------------------------------------   ----- 
End-of-path arrival time (ps)           15433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell110  14183  15433  606057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell89  14009  15259  606231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell124  14009  15259  606231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell125  14009  15259  606231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 606231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell126  14009  15259  606231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606435p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15055
-------------------------------------   ----- 
End-of-path arrival time (ps)           15055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell77  13805  15055  606435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606435p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15055
-------------------------------------   ----- 
End-of-path arrival time (ps)           15055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell105  13805  15055  606435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606435p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15055
-------------------------------------   ----- 
End-of-path arrival time (ps)           15055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell110  13805  15055  606435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14451
-------------------------------------   ----- 
End-of-path arrival time (ps)           14451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell97  13201  14451  607039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14451
-------------------------------------   ----- 
End-of-path arrival time (ps)           14451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell98  13201  14451  607039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14451
-------------------------------------   ----- 
End-of-path arrival time (ps)           14451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell117  13201  14451  607039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14451
-------------------------------------   ----- 
End-of-path arrival time (ps)           14451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell128  13201  14451  607039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell103  13192  14442  607048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell108  13192  14442  607048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell111  13192  14442  607048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 607048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell121  13192  14442  607048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14345
-------------------------------------   ----- 
End-of-path arrival time (ps)           14345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell80  13095  14345  607145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14345
-------------------------------------   ----- 
End-of-path arrival time (ps)           14345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell88  13095  14345  607145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14345
-------------------------------------   ----- 
End-of-path arrival time (ps)           14345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell109  13095  14345  607145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14345
-------------------------------------   ----- 
End-of-path arrival time (ps)           14345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell112  13095  14345  607145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607155p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14335
-------------------------------------   ----- 
End-of-path arrival time (ps)           14335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell85  13085  14335  607155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607155p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14335
-------------------------------------   ----- 
End-of-path arrival time (ps)           14335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell113  13085  14335  607155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607155p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14335
-------------------------------------   ----- 
End-of-path arrival time (ps)           14335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell134  13085  14335  607155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607155p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14335
-------------------------------------   ----- 
End-of-path arrival time (ps)           14335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell137  13085  14335  607155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell94  12927  14177  607313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell116  12927  14177  607313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell132  12927  14177  607313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell136  12927  14177  607313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607326p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14164
-------------------------------------   ----- 
End-of-path arrival time (ps)           14164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell81  12914  14164  607326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607326p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14164
-------------------------------------   ----- 
End-of-path arrival time (ps)           14164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell118  12914  14164  607326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607326p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14164
-------------------------------------   ----- 
End-of-path arrival time (ps)           14164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell123  12914  14164  607326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607326p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14164
-------------------------------------   ----- 
End-of-path arrival time (ps)           14164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell138  12914  14164  607326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607329p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14161
-------------------------------------   ----- 
End-of-path arrival time (ps)           14161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell119  12911  14161  607329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607329p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14161
-------------------------------------   ----- 
End-of-path arrival time (ps)           14161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell122  12911  14161  607329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14151
-------------------------------------   ----- 
End-of-path arrival time (ps)           14151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell85  12901  14151  607339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14151
-------------------------------------   ----- 
End-of-path arrival time (ps)           14151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell113  12901  14151  607339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14151
-------------------------------------   ----- 
End-of-path arrival time (ps)           14151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell134  12901  14151  607339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14151
-------------------------------------   ----- 
End-of-path arrival time (ps)           14151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell137  12901  14151  607339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 607506p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13434
-------------------------------------   ----- 
End-of-path arrival time (ps)           13434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  607506  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/main_1      macrocell19    4356   5566  607506  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/q           macrocell19    3350   8916  607506  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/enable  count7cell     4518  13434  607506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13790
-------------------------------------   ----- 
End-of-path arrival time (ps)           13790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell106  12540  13790  607700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13790
-------------------------------------   ----- 
End-of-path arrival time (ps)           13790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell131  12540  13790  607700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13790
-------------------------------------   ----- 
End-of-path arrival time (ps)           13790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell135  12540  13790  607700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607896p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13594
-------------------------------------   ----- 
End-of-path arrival time (ps)           13594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell80  12344  13594  607896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607896p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13594
-------------------------------------   ----- 
End-of-path arrival time (ps)           13594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell88  12344  13594  607896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607896p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13594
-------------------------------------   ----- 
End-of-path arrival time (ps)           13594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell109  12344  13594  607896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607896p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13594
-------------------------------------   ----- 
End-of-path arrival time (ps)           13594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell112  12344  13594  607896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12944
-------------------------------------   ----- 
End-of-path arrival time (ps)           12944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell85  11694  12944  608546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12944
-------------------------------------   ----- 
End-of-path arrival time (ps)           12944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell113  11694  12944  608546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12944
-------------------------------------   ----- 
End-of-path arrival time (ps)           12944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell134  11694  12944  608546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12944
-------------------------------------   ----- 
End-of-path arrival time (ps)           12944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell137  11694  12944  608546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608555p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12935
-------------------------------------   ----- 
End-of-path arrival time (ps)           12935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell106  11685  12935  608555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608555p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12935
-------------------------------------   ----- 
End-of-path arrival time (ps)           12935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell131  11685  12935  608555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608555p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12935
-------------------------------------   ----- 
End-of-path arrival time (ps)           12935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell135  11685  12935  608555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell103  11682  12932  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell108  11682  12932  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell111  11682  12932  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell121  11682  12932  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell80  11682  12932  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell88  11682  12932  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell109  11682  12932  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell112  11682  12932  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608721p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell86  11519  12769  608721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608721p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell87  11519  12769  608721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608721p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell107  11519  12769  608721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 608803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12687
-------------------------------------   ----- 
End-of-path arrival time (ps)           12687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell81  11437  12687  608803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12687
-------------------------------------   ----- 
End-of-path arrival time (ps)           12687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell118  11437  12687  608803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12687
-------------------------------------   ----- 
End-of-path arrival time (ps)           12687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell123  11437  12687  608803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12687
-------------------------------------   ----- 
End-of-path arrival time (ps)           12687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell138  11437  12687  608803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609051p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12439
-------------------------------------   ----- 
End-of-path arrival time (ps)           12439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell85  11189  12439  609051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609051p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12439
-------------------------------------   ----- 
End-of-path arrival time (ps)           12439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell113  11189  12439  609051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609051p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12439
-------------------------------------   ----- 
End-of-path arrival time (ps)           12439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell134  11189  12439  609051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609051p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12439
-------------------------------------   ----- 
End-of-path arrival time (ps)           12439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell137  11189  12439  609051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609098p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell80  11142  12392  609098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609098p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell88  11142  12392  609098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609098p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell109  11142  12392  609098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609098p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell112  11142  12392  609098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609237p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell97  11003  12253  609237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609237p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell98  11003  12253  609237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609237p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell117  11003  12253  609237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609237p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell128  11003  12253  609237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12133
-------------------------------------   ----- 
End-of-path arrival time (ps)           12133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell94  10883  12133  609357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12133
-------------------------------------   ----- 
End-of-path arrival time (ps)           12133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell116  10883  12133  609357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12133
-------------------------------------   ----- 
End-of-path arrival time (ps)           12133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell132  10883  12133  609357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12133
-------------------------------------   ----- 
End-of-path arrival time (ps)           12133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell136  10883  12133  609357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell89  10870  12120  609370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell124  10870  12120  609370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell125  10870  12120  609370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell126  10870  12120  609370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609441p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12049
-------------------------------------   ----- 
End-of-path arrival time (ps)           12049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell79  10799  12049  609441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609441p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12049
-------------------------------------   ----- 
End-of-path arrival time (ps)           12049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell91  10799  12049  609441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609441p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12049
-------------------------------------   ----- 
End-of-path arrival time (ps)           12049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell95  10799  12049  609441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609441p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12049
-------------------------------------   ----- 
End-of-path arrival time (ps)           12049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell127  10799  12049  609441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell90  10797  12047  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell99  10797  12047  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell129  10797  12047  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell140  10797  12047  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609486p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12004
-------------------------------------   ----- 
End-of-path arrival time (ps)           12004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell86  10754  12004  609486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609486p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12004
-------------------------------------   ----- 
End-of-path arrival time (ps)           12004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell87  10754  12004  609486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609486p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12004
-------------------------------------   ----- 
End-of-path arrival time (ps)           12004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell107  10754  12004  609486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609600p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell82  10640  11890  609600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609600p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell93  10640  11890  609600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell89  10573  11823  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell124  10573  11823  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell125  10573  11823  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell126  10573  11823  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609754p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11736
-------------------------------------   ----- 
End-of-path arrival time (ps)           11736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell119  10486  11736  609754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609754p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11736
-------------------------------------   ----- 
End-of-path arrival time (ps)           11736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell122  10486  11736  609754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell84  10470  11720  609770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell100  10470  11720  609770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610260p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell103   9980  11230  610260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610260p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell108   9980  11230  610260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610260p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell111   9980  11230  610260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610260p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell121   9980  11230  610260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell90   9924  11174  610316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell99   9924  11174  610316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell129   9924  11174  610316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell140   9924  11174  610316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610322p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell92   9918  11168  610322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610322p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell101   9918  11168  610322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610324p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell79   9916  11166  610324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610324p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell91   9916  11166  610324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610324p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell95   9916  11166  610324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610324p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell127   9916  11166  610324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell86   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell87   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell107   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell82   9870  11120  610370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell93   9870  11120  610370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell77   9816  11066  610424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell105   9816  11066  610424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell110   9816  11066  610424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11040
-------------------------------------   ----- 
End-of-path arrival time (ps)           11040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell89   9790  11040  610450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11040
-------------------------------------   ----- 
End-of-path arrival time (ps)           11040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell124   9790  11040  610450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11040
-------------------------------------   ----- 
End-of-path arrival time (ps)           11040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell125   9790  11040  610450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11040
-------------------------------------   ----- 
End-of-path arrival time (ps)           11040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell126   9790  11040  610450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610486p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11004
-------------------------------------   ----- 
End-of-path arrival time (ps)           11004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell79   9754  11004  610486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610486p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11004
-------------------------------------   ----- 
End-of-path arrival time (ps)           11004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell91   9754  11004  610486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610486p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11004
-------------------------------------   ----- 
End-of-path arrival time (ps)           11004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell95   9754  11004  610486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610486p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11004
-------------------------------------   ----- 
End-of-path arrival time (ps)           11004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell127   9754  11004  610486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610487p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11003
-------------------------------------   ----- 
End-of-path arrival time (ps)           11003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell90   9753  11003  610487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610487p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11003
-------------------------------------   ----- 
End-of-path arrival time (ps)           11003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell99   9753  11003  610487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610487p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11003
-------------------------------------   ----- 
End-of-path arrival time (ps)           11003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell129   9753  11003  610487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610487p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11003
-------------------------------------   ----- 
End-of-path arrival time (ps)           11003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell140   9753  11003  610487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell78   9737  10987  610503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell133   9737  10987  610503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell139   9737  10987  610503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell83   9737  10987  610503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell96   9737  10987  610503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell102   9737  10987  610503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell114   9737  10987  610503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell104   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell115   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell120   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell130   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10818
-------------------------------------   ----- 
End-of-path arrival time (ps)           10818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell106   9568  10818  610672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10818
-------------------------------------   ----- 
End-of-path arrival time (ps)           10818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell131   9568  10818  610672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10818
-------------------------------------   ----- 
End-of-path arrival time (ps)           10818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell135   9568  10818  610672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell97   9424  10674  610816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell98   9424  10674  610816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell117   9424  10674  610816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell128   9424  10674  610816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610977p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell77   9263  10513  610977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610977p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell105   9263  10513  610977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610977p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell110   9263  10513  610977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610979p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell78   9261  10511  610979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610979p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell133   9261  10511  610979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610979p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell139   9261  10511  610979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell78   9247  10497  610993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell133   9247  10497  610993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell139   9247  10497  610993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 611138p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10352
-------------------------------------   ----- 
End-of-path arrival time (ps)           10352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  589967  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell74   8412  10352  611138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10259
-------------------------------------   ----- 
End-of-path arrival time (ps)           10259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell106   9009  10259  611231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10259
-------------------------------------   ----- 
End-of-path arrival time (ps)           10259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell131   9009  10259  611231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10259
-------------------------------------   ----- 
End-of-path arrival time (ps)           10259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell135   9009  10259  611231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611248p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell82   8992  10242  611248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611248p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell93   8992  10242  611248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell104   8943  10193  611297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell115   8943  10193  611297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell120   8943  10193  611297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell130   8943  10193  611297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10183
-------------------------------------   ----- 
End-of-path arrival time (ps)           10183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell83   8933  10183  611307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10183
-------------------------------------   ----- 
End-of-path arrival time (ps)           10183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell96   8933  10183  611307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10183
-------------------------------------   ----- 
End-of-path arrival time (ps)           10183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell102   8933  10183  611307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10183
-------------------------------------   ----- 
End-of-path arrival time (ps)           10183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell114   8933  10183  611307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611342p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell79   8898  10148  611342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611342p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell91   8898  10148  611342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611342p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell95   8898  10148  611342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611342p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell127   8898  10148  611342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell90   8769  10019  611471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell99   8769  10019  611471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell129   8769  10019  611471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell140   8769  10019  611471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell94   8710   9960  611530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell116   8710   9960  611530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell132   8710   9960  611530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell136   8710   9960  611530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611548p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell119   8692   9942  611548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611548p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell122   8692   9942  611548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell83   8688   9938  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell96   8688   9938  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell102   8688   9938  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell114   8688   9938  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611575p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9915
-------------------------------------   ---- 
End-of-path arrival time (ps)           9915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell104   8665   9915  611575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611575p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9915
-------------------------------------   ---- 
End-of-path arrival time (ps)           9915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell115   8665   9915  611575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611575p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9915
-------------------------------------   ---- 
End-of-path arrival time (ps)           9915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell120   8665   9915  611575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611575p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9915
-------------------------------------   ---- 
End-of-path arrival time (ps)           9915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell130   8665   9915  611575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9766
-------------------------------------   ---- 
End-of-path arrival time (ps)           9766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell97   8516   9766  611724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9766
-------------------------------------   ---- 
End-of-path arrival time (ps)           9766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell98   8516   9766  611724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9766
-------------------------------------   ---- 
End-of-path arrival time (ps)           9766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell117   8516   9766  611724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9766
-------------------------------------   ---- 
End-of-path arrival time (ps)           9766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell128   8516   9766  611724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell103   8504   9754  611736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell108   8504   9754  611736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell111   8504   9754  611736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell121   8504   9754  611736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell90   8400   9650  611840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell99   8400   9650  611840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell129   8400   9650  611840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell140   8400   9650  611840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell86   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell87   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell107   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 611975p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  589872  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell71   7575   9515  611975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612075p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell92   8165   9415  612075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612075p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell101   8165   9415  612075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612075p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell84   8165   9415  612075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612075p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell100   8165   9415  612075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell83   8062   9312  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell96   8062   9312  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell102   8062   9312  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell114   8062   9312  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell81   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell118   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell123   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell138   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612317p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell104   7923   9173  612317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612317p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell115   7923   9173  612317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612317p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell120   7923   9173  612317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612317p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell130   7923   9173  612317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell79   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell91   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell95   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell127   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 612643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  589900  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell72   6907   8847  612643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell85   7583   8833  612657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell113   7583   8833  612657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell134   7583   8833  612657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell137   7583   8833  612657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612676p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell80   7564   8814  612676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612676p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell88   7564   8814  612676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612676p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell109   7564   8814  612676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612676p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell112   7564   8814  612676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell119   7470   8720  612770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell122   7470   8720  612770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell81   7466   8716  612774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell118   7466   8716  612774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell123   7466   8716  612774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell138   7466   8716  612774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612788p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell94   7452   8702  612788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612788p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell116   7452   8702  612788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612788p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell132   7452   8702  612788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612788p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell136   7452   8702  612788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612805p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell82   7435   8685  612805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612805p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell93   7435   8685  612805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 613033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8457
-------------------------------------   ---- 
End-of-path arrival time (ps)           8457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  589989  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell75   6517   8457  613033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell79   7146   8396  613094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell91   7146   8396  613094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell95   7146   8396  613094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell127   7146   8396  613094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell90   7141   8391  613099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell99   7141   8391  613099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell129   7141   8391  613099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell140   7141   8391  613099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell85   7136   8386  613104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell113   7136   8386  613104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell134   7136   8386  613104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell137   7136   8386  613104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell80   7119   8369  613121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell88   7119   8369  613121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell109   7119   8369  613121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell112   7119   8369  613121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613306p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell84   6934   8184  613306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613306p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell100   6934   8184  613306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613737p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell77   6503   7753  613737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613737p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell105   6503   7753  613737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613737p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell110   6503   7753  613737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613756p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell78   6484   7734  613756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613756p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell133   6484   7734  613756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613756p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell139   6484   7734  613756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell92   6381   7631  613859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell101   6381   7631  613859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell97   6329   7579  613911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell98   6329   7579  613911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell117   6329   7579  613911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell128   6329   7579  613911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell106   6319   7569  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell131   6319   7569  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell135   6319   7569  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell103   6319   7569  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell108   6319   7569  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell111   6319   7569  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell121   6319   7569  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  607506  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/load  count7cell     4413   5623  614017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell84   6181   7431  614059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell100   6181   7431  614059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell92   6146   7396  614094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  584898  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell101   6146   7396  614094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell83   6082   7332  614158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell96   6082   7332  614158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell102   6082   7332  614158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell114   6082   7332  614158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell83   6077   7327  614163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell96   6077   7327  614163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell102   6077   7327  614163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell114   6077   7327  614163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614170p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell104   6070   7320  614170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614170p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell115   6070   7320  614170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614170p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell120   6070   7320  614170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614170p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell130   6070   7320  614170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell77   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell105   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell110   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell78   6042   7292  614198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell133   6042   7292  614198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell139   6042   7292  614198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 614203p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  614203  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clk_en      statuscell1    7487   8697  614203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell119   5324   6574  614916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell122   5324   6574  614916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614923p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell97   5317   6567  614923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614923p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell98   5317   6567  614923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614923p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell117   5317   6567  614923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614923p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell128   5317   6567  614923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614927p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell103   5313   6563  614927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614927p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell108   5313   6563  614927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614927p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell111   5313   6563  614927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614927p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell121   5313   6563  614927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell94   5308   6558  614932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell116   5308   6558  614932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell132   5308   6558  614932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell136   5308   6558  614932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell106   5303   6553  614937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell131   5303   6553  614937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell135   5303   6553  614937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell84   5188   6438  615052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell100   5188   6438  615052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_192/clk_en
Capture Clock  : Net_192/clock_0
Path slack     : 615126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  614203  RISE       1
Net_192/clk_en                       macrocell141   6564   7774  615126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 615126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  614203  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clk_en     macrocell143   6564   7774  615126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell81   5091   6341  615149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell118   5091   6341  615149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell123   5091   6341  615149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell138   5091   6341  615149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell104   4988   6238  615252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell115   4988   6238  615252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell120   4988   6238  615252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell130   4988   6238  615252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615501p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  589892  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell73   4049   5989  615501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell119   4730   5980  615510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell122   4730   5980  615510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615602p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell92   4638   5888  615602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615602p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  586397  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell101   4638   5888  615602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615666p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell92   4574   5824  615666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615666p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell101   4574   5824  615666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616156p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell94   4084   5334  616156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616156p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell116   4084   5334  616156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616156p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell132   4084   5334  616156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616156p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell136   4084   5334  616156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell81   4081   5331  616159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell118   4081   5331  616159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell123   4081   5331  616159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  585798  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell138   4081   5331  616159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616309p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  591447  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell76   3241   5181  616309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell84   3767   5017  616473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  585518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell100   3767   5017  616473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616875p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell86   3365   4615  616875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616875p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell87   3365   4615  616875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616875p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell107   3365   4615  616875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616878p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell86   3362   4612  616878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616878p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell87   3362   4612  616878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616878p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell107   3362   4612  616878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell82   2618   3868  617622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  589107  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell93   2618   3868  617622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell82   2610   3860  617630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  589478  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell93   2610   3860  617630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617634p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  614203  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4056   5266  617634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 617872p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_192/q                          macrocell141   1250   1250  617872  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/status_0  statuscell1    5378   6628  617872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:nrq_reg\/q
Path End       : Net_192/main_1
Capture Clock  : Net_192/clock_0
Path slack     : 617943p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:nrq_reg\/q  macrocell143   1250   1250  617943  RISE       1
Net_192/main_1               macrocell141   2297   3547  617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12597
-------------------------------------   ----- 
End-of-path arrival time (ps)           12597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1064546  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      4328   5578  1064546  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   8928  1064546  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3669  12597  1064546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1065099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17735
-------------------------------------   ----- 
End-of-path arrival time (ps)           17735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1065099  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell3      5090   8670  1065099  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell3      3350  12020  1065099  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    5714  17735  1065099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066029p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell42   1250   1250  1066029  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell5    5090   6340  1066029  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350   9690  1066029  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2255  11945  1066029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1067194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15639
-------------------------------------   ----- 
End-of-path arrival time (ps)           15639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1067194  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell7      6399   9979  1067194  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell7      3350  13329  1067194  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2311  15639  1067194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8721
-------------------------------------   ---- 
End-of-path arrival time (ps)           8721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell39     1250   1250  1064546  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7471   8721  1068603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell42     1250   1250  1066029  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5192   6442  1070882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071153p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8670
-------------------------------------   ---- 
End-of-path arrival time (ps)           8670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1065099  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell39     5090   8670  1071153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071770p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071770  RISE       1
\UART:BUART:txn\/main_3                macrocell37     3683   8053  1071770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell38     1250   1250  1065946  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4294   5544  1071779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  1072242  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3831   5081  1072242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066029  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell43   6106   7356  1072468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066029  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell44   6106   7356  1072468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066029  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell45   6106   7356  1072468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066029  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell51   6106   7356  1072468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell43     1250   1250  1066838  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3384   4634  1072689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell39   1250   1250  1064546  RISE       1
\UART:BUART:txn\/main_2    macrocell37   5858   7108  1072715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1072242  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell43   5457   6707  1073116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  1072242  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell44   5457   6707  1073116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1072242  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell45   5457   6707  1073116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1072242  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell51   5457   6707  1073116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1068094  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell43   5093   6343  1073481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell46   1250   1250  1068094  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell44   5093   6343  1073481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1068094  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell45   5093   6343  1073481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell46   1250   1250  1068094  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell51   5093   6343  1073481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073484p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066029  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell46   5090   6340  1073484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073484p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell42   1250   1250  1066029  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell48   5090   6340  1073484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073524p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell41   1250   1250  1073524  RISE       1
\UART:BUART:txn\/main_6   macrocell37   5050   6300  1073524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073817  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell43   4066   6006  1073817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073817  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell44   4066   6006  1073817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073817  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell45   4066   6006  1073817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073831  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell43   4052   5992  1073831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073831  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell44   4052   5992  1073831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073831  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell45   4052   5992  1073831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073837  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell43   4047   5987  1073837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073837  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell44   4047   5987  1073837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073837  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell45   4047   5987  1073837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1064546  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell38   4328   5578  1074245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1064546  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell40   4328   5578  1074245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1066838  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell46   4280   5530  1074293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell43   1250   1250  1066838  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell48   4280   5530  1074293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074322p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell49   1250   1250  1069641  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell43   4251   5501  1074322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074322p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49   1250   1250  1069641  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell51   4251   5501  1074322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1066982  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell46   4136   5386  1074437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell45   1250   1250  1066982  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell48   4136   5386  1074437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2828
-------------------------------------   ---- 
End-of-path arrival time (ps)           2828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065779  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   2638   2828  1074496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1069823  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell43   4067   5317  1074507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1069823  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell51   4067   5317  1074507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1073524  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell38   4000   5250  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1073524  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell40   4000   5250  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065779  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell39     5049   5239  1074584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065779  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell41     5049   5239  1074584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1065946  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell39   3819   5069  1074755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell38   1250   1250  1065946  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell41   3819   5069  1074755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell44     1250   1250  1069189  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4059   5309  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1066093  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell39   3677   4927  1074896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell40   1250   1250  1066093  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell41   3677   4927  1074896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1075222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell51    1250   1250  1075222  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   6361   7611  1075222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073817  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell46   2574   4514  1075309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073831  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell46   2557   4497  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073837  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell46   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065779  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell38     4155   4345  1075478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065779  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell40     4155   4345  1075478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075549p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1068094  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell46   3025   4275  1075549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075549p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell46   1250   1250  1068094  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell48   3025   4275  1075549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell47   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell49   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell50   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell47   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell49   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell50   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075640  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell47   2244   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1065946  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell38   2929   4179  1075645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1065946  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell40   2929   4179  1075645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell38   1250   1250  1065946  RISE       1
\UART:BUART:txn\/main_1    macrocell37   2928   4178  1075645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075780  RISE       1
\UART:BUART:txn\/main_5                      macrocell37     3853   4043  1075780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell40   1250   1250  1066093  RISE       1
\UART:BUART:txn\/main_4    macrocell37   2788   4038  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075780  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell38     3845   4035  1075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075780  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell40     3845   4035  1075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1066093  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell38   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1066093  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell40   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1066982  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell43   2629   3879  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell45   1250   1250  1066982  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell44   2629   3879  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1066982  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell45   2629   3879  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell45   1250   1250  1066982  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell51   2629   3879  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1066838  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell43   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell43   1250   1250  1066838  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell44   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1066838  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell45   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell43   1250   1250  1066838  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell51   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1073524  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell39   2542   3792  1076031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49   1250   1250  1069641  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell49   2542   3792  1076031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076057p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1072242  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell46   2516   3766  1076057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell37   1250   1250  1076271  RISE       1
\UART:BUART:txn\/main_0  macrocell37   2302   3552  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1069823  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell49   2236   3486  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1069823  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell50   2236   3486  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1064546  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell39   2233   3483  1076340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell39   1250   1250  1064546  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell41   2233   3483  1076340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell52   1250   1250  1076341  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell46   2233   3483  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99972863p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22907
-------------------------------------   ----- 
End-of-path arrival time (ps)           22907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   5257  11177  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19607  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19607  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  22907  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  22907  99972863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99973527p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22243
-------------------------------------   ----- 
End-of-path arrival time (ps)           22243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4593  10513  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15643  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15643  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18943  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18943  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  22243  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  22243  99973527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99975399p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20371
-------------------------------------   ----- 
End-of-path arrival time (ps)           20371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell11     3557   7057  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  10407  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   4834  15241  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  20371  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  20371  99975399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99975886p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19884
-------------------------------------   ----- 
End-of-path arrival time (ps)           19884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell14    670    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell15      0    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell15   2720   3390  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_2                macrocell22      4151   7541  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  10891  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell14   3863  14754  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell14   5130  19884  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell15      0  19884  99975886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99976163p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19607
-------------------------------------   ----- 
End-of-path arrival time (ps)           19607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   5257  11177  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19607  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19607  99976163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99976827p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18943
-------------------------------------   ----- 
End-of-path arrival time (ps)           18943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4593  10513  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15643  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15643  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18943  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18943  99976827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99977963p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21537
-------------------------------------   ----- 
End-of-path arrival time (ps)           21537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:status_tc\/main_1         macrocell21      7075  12995  99977963  RISE       1
\PM2_HA_TIMER:TimerUDB:status_tc\/q              macrocell21      3350  16345  99977963  RISE       1
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     5192  21537  99977963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99978638p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15302
-------------------------------------   ----- 
End-of-path arrival time (ps)           15302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell14    670    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell15      0    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell15   2720   3390  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_2                macrocell22      4151   7541  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  10891  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell15   4410  15302  99978638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99978699p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15241
-------------------------------------   ----- 
End-of-path arrival time (ps)           15241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell11     3557   7057  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  10407  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   4834  15241  99978699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99979186p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14754
-------------------------------------   ----- 
End-of-path arrival time (ps)           14754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell14    670    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell15      0    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell15   2720   3390  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_2                macrocell22      4151   7541  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  10891  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell14   3863  14754  99979186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99979463p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16307
-------------------------------------   ----- 
End-of-path arrival time (ps)           16307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   5257  11177  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  16307  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  16307  99979463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99979839p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14101
-------------------------------------   ----- 
End-of-path arrival time (ps)           14101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell11     3557   7057  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  10407  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   3693  14101  99979839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99980127p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15643
-------------------------------------   ----- 
End-of-path arrival time (ps)           15643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4593  10513  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15643  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15643  99980127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:Net_1251\/main_7
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 99980924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15566
-------------------------------------   ----- 
End-of-path arrival time (ps)           15566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  99980924  RISE       1
\PM1_DirCounter:Net_1251_split\/main_2   macrocell62   8678   9928  99980924  RISE       1
\PM1_DirCounter:Net_1251_split\/q        macrocell62   3350  13278  99980924  RISE       1
\PM1_DirCounter:Net_1251\/main_7         macrocell57   2287  15566  99980924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:Net_1251\/main_7
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 99980926p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15564
-------------------------------------   ----- 
End-of-path arrival time (ps)           15564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  99980926  RISE       1
\PM2_DirCounter:Net_1251_split\/main_3   macrocell144   8056   9306  99980926  RISE       1
\PM2_DirCounter:Net_1251_split\/q        macrocell144   3350  12656  99980926  RISE       1
\PM2_DirCounter:Net_1251\/main_7         macrocell148   2908  15564  99980926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99981477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   6543  12463  99981477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99982316p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1203\/q                                    macrocell154     1250   1250  99979559  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell26      2808   4058  99979559  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell26      3350   7408  99979559  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell15   4216  11624  99982316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 99982400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13540
-------------------------------------   ----- 
End-of-path arrival time (ps)           13540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q             macrocell35   1250   1250  99982400  RISE       1
\PM2_HA_TIMER:TimerUDB:fifo_load_polarized\/main_1  macrocell20   6067   7317  99982400  RISE       1
\PM2_HA_TIMER:TimerUDB:fifo_load_polarized\/q       macrocell20   3350  10667  99982400  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/enable    count7cell    2873  13540  99982400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99982763p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11177
-------------------------------------   ----- 
End-of-path arrival time (ps)           11177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   5257  11177  99982763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99982859p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11081
-------------------------------------   ----- 
End-of-path arrival time (ps)           11081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1203\/q                                    macrocell154     1250   1250  99979559  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell26      2808   4058  99979559  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell26      3350   7408  99979559  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell14   3673  11081  99982859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99983058p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1203\/q                                    macrocell64     1250   1250  99979758  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     3198   4448  99979758  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7798  99979758  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   3084  10882  99983058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99983059p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10881
-------------------------------------   ----- 
End-of-path arrival time (ps)           10881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1203\/q                                    macrocell64     1250   1250  99979758  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     3198   4448  99979758  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7798  99979758  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   3083  10881  99983059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 99983253p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -4060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12687
-------------------------------------   ----- 
End-of-path arrival time (ps)           12687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q        macrocell29   1250   1250  99983253  RISE       1
\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\/main_1  macrocell9    4403   5653  99983253  RISE       1
\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\/q       macrocell9    3350   9003  99983253  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/enable    count7cell    3684  12687  99983253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99983427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4593  10513  99983427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99984345p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell5   3675   9595  99984345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99984347p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell6   3673   9593  99984347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99984709p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14791
-------------------------------------   ----- 
End-of-path arrival time (ps)           14791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell4    760    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell5      0    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell5   1210   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell6      0   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell6   1210   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell7      0   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell7   2740   5920  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:status_tc\/main_1         macrocell10     2596   8516  99984709  RISE       1
\PM1_HA_TIMER:TimerUDB:status_tc\/q              macrocell10     3350  11866  99984709  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2925  14791  99984709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99984937p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  99980924  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_1  macrocell69  10303  11553  99984937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:Net_1203\/main_2
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 99984953p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  99980924  RISE       1
\PM1_DirCounter:Net_1203\/main_2         macrocell64  10287  11537  99984953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99984953p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  99980924  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_1  macrocell70  10287  11537  99984953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99985095p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8845
-------------------------------------   ---- 
End-of-path arrival time (ps)           8845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   2925   8845  99985095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99985095p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8845
-------------------------------------   ---- 
End-of-path arrival time (ps)           8845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  99972863  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   2925   8845  99985095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_1
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99985287p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14213
-------------------------------------   ----- 
End-of-path arrival time (ps)           14213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q                macrocell148   1250   1250  99984060  RISE       1
\PM2_DirCounter:Net_611\/main_1            macrocell28    6715   7965  99985287  RISE       1
\PM2_DirCounter:Net_611\/q                 macrocell28    3350  11315  99985287  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_1  statusicell8   2898  14213  99985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_0
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99985288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14212
-------------------------------------   ----- 
End-of-path arrival time (ps)           14212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q                macrocell148   1250   1250  99984060  RISE       1
\PM2_DirCounter:Net_530\/main_1            macrocell27    6715   7965  99985288  RISE       1
\PM2_DirCounter:Net_530\/q                 macrocell27    3350  11315  99985288  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_0  statusicell8   2897  14212  99985288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99985427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  99973527  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell7   2593   8513  99985427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:Net_1251\/main_2
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 99986017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10473
-------------------------------------   ----- 
End-of-path arrival time (ps)           10473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  99980924  RISE       1
\PM1_DirCounter:Net_1251\/main_2         macrocell57   9223  10473  99986017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99986017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10473
-------------------------------------   ----- 
End-of-path arrival time (ps)           10473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  99980924  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_1   macrocell68   9223  10473  99986017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Net_1275\/main_1
Capture Clock  : \PM2_DirCounter:Net_1275\/clock_0
Path slack     : 99986212p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10278
-------------------------------------   ----- 
End-of-path arrival time (ps)           10278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  99975886  RISE       1
\PM2_DirCounter:Net_1275\/main_1                             macrocell151     6888  10278  99986212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1275\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 99986263p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  99975929  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  99975929  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  99975929  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell150     6727  10227  99986263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell150        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Net_1275\/main_0
Capture Clock  : \PM2_DirCounter:Net_1275\/clock_0
Path slack     : 99986263p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  99975929  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  99975929  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  99975929  RISE       1
\PM2_DirCounter:Net_1275\/main_0                             macrocell151     6727  10227  99986263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1275\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99986265p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10225
-------------------------------------   ----- 
End-of-path arrival time (ps)           10225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  99980926  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_2   macrocell156   8975  10225  99986265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99986265p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10225
-------------------------------------   ----- 
End-of-path arrival time (ps)           10225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q   macrocell36    1250   1250  99980926  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_2  macrocell157   8975  10225  99986265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99986296p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13204
-------------------------------------   ----- 
End-of-path arrival time (ps)           13204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_2\/main_0            macrocell24      4151   7541  99986296  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_2\/q                 macrocell24      3350  10891  99986296  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7     2313  13204  99986296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99986311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13189
-------------------------------------   ----- 
End-of-path arrival time (ps)           13189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell150        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/q        macrocell150   1250   1250  99986311  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_3\/main_1          macrocell25    6277   7527  99986311  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_3\/q               macrocell25    3350  10877  99986311  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3  statusicell7   2312  13189  99986311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99986385p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_3\/main_0            macrocell14     3953   7453  99986385  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  10803  99986385  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    2312  13115  99986385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_2
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99987153p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12347
-------------------------------------   ----- 
End-of-path arrival time (ps)           12347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q                macrocell155   1250   1250  99977669  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_2  statusicell8  11097  12347  99987153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99987271p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT     slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell14   1370   1370  99987271  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell15      0   1370  99987271  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell15   2260   3630  99987271  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_0\/main_0             macrocell23      2919   6549  99987271  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_0\/q                  macrocell23      3350   9899  99987271  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     2330  12229  99987271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99987289p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12211
-------------------------------------   ----- 
End-of-path arrival time (ps)           12211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  99987289  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  99987289  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  99987289  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_0\/main_0             macrocell12     2294   5924  99987289  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350   9274  99987289  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2937  12211  99987289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99987539p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11961
-------------------------------------   ----- 
End-of-path arrival time (ps)           11961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  99976164  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  99976164  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  99976164  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_2\/main_0            macrocell13     2902   6292  99987539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350   9642  99987539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2318  11961  99987539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99987546p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99977679  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell6   5184   6394  99987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99987579p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6361
-------------------------------------   ---- 
End-of-path arrival time (ps)           6361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99977679  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell4   5151   6361  99987579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99987618p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q                                    macrocell148     1250   1250  99984060  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell15   5072   6322  99987618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99987618p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q                                    macrocell148     1250   1250  99984060  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell14   5072   6322  99987618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_0
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99987776p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11724
-------------------------------------   ----- 
End-of-path arrival time (ps)           11724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q                macrocell57    1250   1250  99985480  RISE       1
\PM1_DirCounter:Net_530\/main_1            macrocell16    4808   6058  99987776  RISE       1
\PM1_DirCounter:Net_530\/q                 macrocell16    3350   9408  99987776  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_0  statusicell5   2316  11724  99987776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_1
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99987777p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q                macrocell57    1250   1250  99985480  RISE       1
\PM1_DirCounter:Net_611\/main_1            macrocell17    4808   6058  99987777  RISE       1
\PM1_DirCounter:Net_611\/q                 macrocell17    3350   9408  99987777  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_1  statusicell5   2316  11723  99987777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99988089p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5851
-------------------------------------   ---- 
End-of-path arrival time (ps)           5851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99977679  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell5   4641   5851  99988089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:Net_1251\/main_3
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 99988099p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  99980926  RISE       1
\PM2_DirCounter:Net_1251\/main_3         macrocell148   7141   8391  99988099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99988103p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q             macrocell155   1250   1250  99977669  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_0  macrocell156   7137   8387  99988103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99988103p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q               macrocell155   1250   1250  99977669  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_0  macrocell157   7137   8387  99988103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1260\/main_1
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 99988120p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  99986090  RISE       1
\PM1_DirCounter:Net_1260\/main_1   macrocell67   7120   8370  99988120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99988137p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q     macrocell158   1250   1250  99982797  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_5  macrocell156   7103   8353  99988137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99988137p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q       macrocell158   1250   1250  99982797  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_5  macrocell157   7103   8353  99988137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99988189p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  99978668  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   4541   5751  99988189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1251\/main_1
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 99988207p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  99977022  RISE       1
\PM1_DirCounter:Net_1251\/main_1  macrocell57   7033   8283  99988207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99988207p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q             macrocell67   1250   1250  99977022  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_0  macrocell68   7033   8283  99988207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99988568p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  99978668  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   4162   5372  99988568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1251\/main_6
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 99988588p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  99982797  RISE       1
\PM2_DirCounter:Net_1251\/main_6     macrocell148   6652   7902  99988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99988777p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q                                    macrocell57     1250   1250  99985480  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   3913   5163  99988777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99988780p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q                                    macrocell57     1250   1250  99985480  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   3910   5160  99988780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1203\/main_4
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 99988845p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  99983625  RISE       1
\PM2_DirCounter:Net_1203\/main_4   macrocell154   6395   7645  99988845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99988845p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q         macrocell156   1250   1250  99983625  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_3  macrocell158   6395   7645  99988845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1260\/main_3
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 99988851p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  99985731  RISE       1
\PM1_DirCounter:Net_1260\/main_3     macrocell67   6389   7639  99988851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1260\/main_1
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 99988861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  99983625  RISE       1
\PM2_DirCounter:Net_1260\/main_1   macrocell155   6379   7629  99988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:Net_1203\/main_3
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 99988994p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  99980926  RISE       1
\PM2_DirCounter:Net_1203\/main_3         macrocell154   6246   7496  99988994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99988994p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q   macrocell36    1250   1250  99980926  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_2  macrocell158   6246   7496  99988994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_3
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99989000p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q          macrocell156   1250   1250  99983625  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_3  statusicell8   9250  10500  99989000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 99989037p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell59     3953   7453  99989037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell59         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99989302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q               macrocell67   1250   1250  99977022  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_0  macrocell69   5938   7188  99989302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Net_1275\/main_0
Capture Clock  : \PM1_DirCounter:Net_1275\/clock_0
Path slack     : 99989433p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7057
-------------------------------------   ---- 
End-of-path arrival time (ps)           7057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  99975399  RISE       1
\PM1_DirCounter:Net_1275\/main_0                             macrocell60     3557   7057  99989433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1275\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99989747p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q       macrocell70   1250   1250  99985731  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_5  macrocell69   5493   6743  99989747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1203\/main_6
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 99989765p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  99985731  RISE       1
\PM1_DirCounter:Net_1203\/main_6     macrocell64   5475   6725  99989765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99989765p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q       macrocell70   1250   1250  99985731  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_5  macrocell70   5475   6725  99989765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:Net_1203\/main_2
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 99989888p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  99982400  RISE       1
\PM2_DirCounter:Net_1203\/main_2         macrocell154   5352   6602  99989888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99989888p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q   macrocell35    1250   1250  99982400  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_1  macrocell158   5352   6602  99989888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99989913p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99977679  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell7   2817   4027  99989913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99989928p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q         macrocell68   1250   1250  99986090  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_3  macrocell69   5312   6562  99989928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:Net_1251\/main_2
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 99989931p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  99982400  RISE       1
\PM2_DirCounter:Net_1251\/main_2         macrocell148   5309   6559  99989931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1251\/main_4
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 99989932p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  99983625  RISE       1
\PM2_DirCounter:Net_1251\/main_4   macrocell148   5308   6558  99989932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1203\/main_4
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 99989938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  99986090  RISE       1
\PM1_DirCounter:Net_1203\/main_4   macrocell64   5302   6552  99989938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99989938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q         macrocell68   1250   1250  99986090  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_3  macrocell70   5302   6552  99989938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 99989941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT     slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell14   1370   1370  99987271  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell15      0   1370  99987271  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell15   2260   3630  99987271  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0          macrocell152     2919   6549  99989941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell152        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1251\/main_5
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 99990027p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  99984958  RISE       1
\PM1_DirCounter:Net_1251\/main_5     macrocell57   5213   6463  99990027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99990027p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q     macrocell69   1250   1250  99984958  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_4  macrocell68   5213   6463  99990027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99990032p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3130
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  99990032  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell12   5588   6838  99990032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1203\/main_5
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 99990049p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  99985775  RISE       1
\PM2_DirCounter:Net_1203\/main_5     macrocell154   5191   6441  99990049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99990049p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q       macrocell157   1250   1250  99985775  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_4  macrocell158   5191   6441  99990049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1260\/main_2
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 99990073p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  99985775  RISE       1
\PM2_DirCounter:Net_1260\/main_2     macrocell155   5167   6417  99990073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99990099p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  99978668  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   2631   3841  99990099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99990102p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  99978668  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   2628   3838  99990102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1203\/main_0
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 99990132p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  99977022  RISE       1
\PM1_DirCounter:Net_1203\/main_0  macrocell64   5108   6358  99990132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99990132p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q               macrocell67   1250   1250  99977022  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_0  macrocell70   5108   6358  99990132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 99990198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  99976164  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  99976164  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  99976164  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell58     2902   6292  99990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell58         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Net_1275\/main_1
Capture Clock  : \PM1_DirCounter:Net_1275\/clock_0
Path slack     : 99990198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  99976164  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  99976164  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  99976164  RISE       1
\PM1_DirCounter:Net_1275\/main_1                             macrocell60     2902   6292  99990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1275\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99990288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  99990288  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_0           macrocell54   4262   6202  99990288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99990288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  99990288  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1       macrocell55   4262   6202  99990288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_2
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99990333p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  99990333  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_2           macrocell54   4217   6157  99990333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99990333p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  99990333  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3       macrocell55   4217   6157  99990333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_3
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99990558p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8942
-------------------------------------   ---- 
End-of-path arrival time (ps)           8942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q          macrocell68    1250   1250  99986090  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_3  statusicell5   7692   8942  99990558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 99990566p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  99987289  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  99987289  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  99987289  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0          macrocell61     2294   5924  99990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell61         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99990590p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3130
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  99990032  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell13   5030   6280  99990590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 99990687p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -5360
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:cntr_load\/q             macrocell145   1250   1250  99990687  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/load  count7cell     2703   3953  99990687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1251\/main_1
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 99990732p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  99977669  RISE       1
\PM2_DirCounter:Net_1251\/main_1  macrocell148   4508   5758  99990732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 99990775p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -5360
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:cntr_load\/q             macrocell54   1250   1250  99990775  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/load  count7cell    2615   3865  99990775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 99990780p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  99975886  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell149     2320   5710  99990780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell149        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1251\/main_6
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 99990816p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  99985731  RISE       1
\PM1_DirCounter:Net_1251\/main_6     macrocell57   4424   5674  99990816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99990816p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q     macrocell70   1250   1250  99985731  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_5  macrocell68   4424   5674  99990816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 99990837p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q       macrocell29   1250   1250  99983253  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/main_0  macrocell30   4403   5653  99990837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99990837p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q  macrocell29   1250   1250  99983253  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_0  macrocell65   4403   5653  99990837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1203\/main_6
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 99991026p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  99982797  RISE       1
\PM2_DirCounter:Net_1203\/main_6     macrocell154   4214   5464  99991026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99991026p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q       macrocell158   1250   1250  99982797  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_5  macrocell158   4214   5464  99991026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99991038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  99982400  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_1   macrocell156   4202   5452  99991038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99991038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q   macrocell35    1250   1250  99982400  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_1  macrocell157   4202   5452  99991038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1260\/main_0
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 99991058p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  99977022  RISE       1
\PM1_DirCounter:Net_1260\/main_0  macrocell67   4182   5432  99991058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:Net_1251\/main_3
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 99991065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  99985427  RISE       1
\PM1_DirCounter:Net_1251\/main_3         macrocell57   4175   5425  99991065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99991065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  99985427  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_2   macrocell68   4175   5425  99991065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1251\/main_5
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 99991140p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  99985775  RISE       1
\PM2_DirCounter:Net_1251\/main_5     macrocell148   4100   5350  99991140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99991226p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3130
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  99991226  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell4   4394   5644  99991226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99991254p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3130
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  99991226  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell7   4366   5616  99991254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99991449p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  99975399  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    4551   8051  99991449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1260\/main_2
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 99991540p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  99984958  RISE       1
\PM1_DirCounter:Net_1260\/main_2     macrocell67   3700   4950  99991540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1260\/main_3
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 99991579p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  99982797  RISE       1
\PM2_DirCounter:Net_1260\/main_3     macrocell155   3661   4911  99991579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 99991669p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q  macrocell55   1250   1250  99991226  RISE       1
Net_690/main_0                           macrocell56   3571   4821  99991669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1251\/main_4
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 99991727p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  99986090  RISE       1
\PM1_DirCounter:Net_1251\/main_4   macrocell57   3513   4763  99991727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99991727p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q       macrocell68   1250   1250  99986090  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_3  macrocell68   3513   4763  99991727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99991731p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q       macrocell65   1250   1250  99980924  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_3  macrocell65   3509   4759  99991731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_2
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99991796p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q                macrocell67    1250   1250  99977022  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_2  statusicell5   6454   7704  99991796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Net_1251\/main_0
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 99991802p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q       macrocell148   1250   1250  99984060  RISE       1
\PM2_DirCounter:Net_1251\/main_0  macrocell148   3438   4688  99991802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 99992042p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1203\/q                              macrocell64   1250   1250  99979758  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell63   3198   4448  99992042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell63         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99992094p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7406
-------------------------------------   ---- 
End-of-path arrival time (ps)           7406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  99975929  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  99975929  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  99975929  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     3906   7406  99992094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : Net_339/main_0
Capture Clock  : Net_339/clock_0
Path slack     : 99992121p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q  macrocell146   1250   1250  99990032  RISE       1
Net_339/main_0                           macrocell147   3119   4369  99992121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell147        0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99992144p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3130
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  99991226  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell5   3476   4726  99992144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99992146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3130
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  99991226  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell6   3474   4724  99992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:Net_1203\/main_3
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  99985427  RISE       1
\PM1_DirCounter:Net_1203\/main_3         macrocell64   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  99985427  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_2  macrocell70   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  99985427  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_2  macrocell69   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992222p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  99992222  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_1           macrocell54   2328   4268  99992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992222p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  99992222  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2       macrocell55   2328   4268  99992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_4
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992227p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  99992227  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_4           macrocell54   2323   4263  99992227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992227p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  99992227  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5       macrocell55   2323   4263  99992227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_5
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  99992230  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_5           macrocell54   2320   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  99992230  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6       macrocell55   2320   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_3
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  99992231  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_3           macrocell54   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  99992231  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4       macrocell55   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_6
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992239p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  99992239  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_6           macrocell54   2311   4251  99992239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992239p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  99992239  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7       macrocell55   2311   4251  99992239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992269p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell     1940   1940  99992269  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_0           macrocell145   2281   4221  99992269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992269p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell     1940   1940  99992269  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1       macrocell146   2281   4221  99992269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_2
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell     1940   1940  99992276  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_2           macrocell145   2274   4214  99992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell     1940   1940  99992276  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3       macrocell146   2274   4214  99992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_6
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992279p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell     1940   1940  99992279  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_6           macrocell145   2271   4211  99992279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992279p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell     1940   1940  99992279  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7       macrocell146   2271   4211  99992279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992281p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell     1940   1940  99992281  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_1           macrocell145   2269   4209  99992281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992281p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell     1940   1940  99992281  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2       macrocell146   2269   4209  99992281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992287p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q       macrocell66   1250   1250  99985427  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_3  macrocell66   2953   4203  99992287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_3
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992291p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell     1940   1940  99992291  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_3           macrocell145   2259   4199  99992291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992291p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell     1940   1940  99992291  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4       macrocell146   2259   4199  99992291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_5
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992292p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell     1940   1940  99992292  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_5           macrocell145   2258   4198  99992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992292p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell     1940   1940  99992292  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6       macrocell146   2258   4198  99992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_4
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 99992293p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell     1940   1940  99992293  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_4           macrocell145   2257   4197  99992293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992293p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell     1940   1940  99992293  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5       macrocell146   2257   4197  99992293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99992325p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3130
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  99990032  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell11   3295   4545  99992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99992326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3130
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  99990032  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell10   3294   4544  99992326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Net_1251\/main_0
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 99992422p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q       macrocell57   1250   1250  99985480  RISE       1
\PM1_DirCounter:Net_1251\/main_0  macrocell57   2818   4068  99992422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Net_1203\/main_1
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 99992427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1203\/q       macrocell154   1250   1250  99979559  RISE       1
\PM2_DirCounter:Net_1203\/main_1  macrocell154   2813   4063  99992427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 99992432p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT     slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1203\/q                              macrocell154   1250   1250  99979559  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell153   2808   4058  99992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell153        0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1203\/main_5
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 99992443p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  99984958  RISE       1
\PM1_DirCounter:Net_1203\/main_5     macrocell64   2797   4047  99992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99992443p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q       macrocell69   1250   1250  99984958  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_4  macrocell70   2797   4047  99992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99992451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q       macrocell69   1250   1250  99984958  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_4  macrocell69   2789   4039  99992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992539p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:cntr_load\/q           macrocell145   1250   1250  99990687  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0  macrocell146   2701   3951  99992539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1203\/main_0
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 99992628p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  99977669  RISE       1
\PM2_DirCounter:Net_1203\/main_0  macrocell154   2612   3862  99992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99992628p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q               macrocell155   1250   1250  99977669  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_0  macrocell158   2612   3862  99992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1260\/main_0
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 99992633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  99977669  RISE       1
\PM2_DirCounter:Net_1260\/main_0  macrocell155   2607   3857  99992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992643p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:cntr_load\/q           macrocell54   1250   1250  99990775  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0  macrocell55   2597   3847  99992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q       macrocell32   1250   1250  99992933  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/main_0  macrocell33   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q  macrocell32   1250   1250  99992933  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_0  macrocell66   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992935p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0         macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/q  macrocell34   1250   1250  99992935  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_2  macrocell66   2305   3555  99992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99992935p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q       macrocell156   1250   1250  99983625  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_3  macrocell156   2305   3555  99992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99992935p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q         macrocell156   1250   1250  99983625  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_3  macrocell157   2305   3555  99992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 99992936p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q       macrocell30   1250   1250  99992936  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/main_0  macrocell31   2304   3554  99992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0         macrocell31         0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992936p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q  macrocell30   1250   1250  99992936  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_1  macrocell65   2304   3554  99992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992936p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/q  macrocell31   1250   1250  99992936  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_2  macrocell65   2304   3554  99992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 99992940p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q       macrocell33   1250   1250  99992940  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/main_0  macrocell34   2300   3550  99992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0         macrocell34         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992940p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q  macrocell33   1250   1250  99992940  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_1  macrocell66   2300   3550  99992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Net_1203\/main_1
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1203\/q       macrocell64   1250   1250  99979758  RISE       1
\PM1_DirCounter:Net_1203\/main_1  macrocell64   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 99992950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q     macrocell157   1250   1250  99985775  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_4  macrocell156   2290   3540  99992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99992950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q       macrocell157   1250   1250  99985775  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_4  macrocell157   2290   3540  99992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99993624p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q         macrocell146   1250   1250  99990032  RISE       1
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell6   4626   5876  99993624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99993659p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Recovery time                                                    0
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             100000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q                             macrocell155   1250   1250  99977669  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell7   5091   6341  99993659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99993748p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Recovery time                                                    0
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             100000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q                             macrocell67    1250   1250  99977022  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   5002   6252  99993748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99994662p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q         macrocell55    1250   1250  99991226  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell3   3588   4838  99994662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

