 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Sun Mar  5 22:02:42 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_3 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/Q (DFQD1)    0.028    0.131    0.131 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/q_out[2] (net)     4    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[2] (mac_8in_bw4_bw_psum11_pr8_3)    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[2] (net)    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U352/ZN (INVD0)    0.072    0.049    0.180 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n241 (net)     4    0.004    0.000    0.180 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U353/ZN (NR2XD0)    0.038    0.041    0.221 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n248 (net)     1    0.002    0.000    0.221 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U371/CO (HA1D0)    0.038    0.060    0.281 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n240 (net)     1    0.002    0.000    0.281 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U2/CO (FA1D1)    0.032    0.140    0.421 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n260 (net)     2    0.002    0.000    0.421 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U380/ZN (CKND2D0)    0.062    0.044    0.466 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n312 (net)     2    0.002    0.000    0.466 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U381/ZN (OAI21D1)    0.036    0.043    0.508 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n261 (net)     1    0.001    0.000    0.508 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U382/ZN (AOI21D1)    0.073    0.063    0.571 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n309 (net)     2    0.002    0.000    0.571 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U6/Z (CKXOR2D0)    0.042    0.094    0.666 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/product0[6] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/product0[6] (mac_8in_bw4_bw_psum11_pr8_3)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product0[6] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_reg_6_/D (DFQD1)    0.042    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_6__mac_col_inst/product2_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/Q (DFQD1)    0.028    0.131    0.131 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/q_out[11] (net)     4    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/a[11] (mac_8in_bw4_bw_psum11_pr8_2)    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/a[11] (net)    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U281/ZN (INVD0)    0.066    0.046    0.176 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n197 (net)     4    0.003    0.000    0.176 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U14/Z (OR2D0)    0.053    0.067    0.243 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n173 (net)     2    0.002    0.000    0.243 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U25/ZN (XNR2D0)    0.038    0.085    0.328 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n168 (net)     1    0.001    0.000    0.328 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U287/CO (FA1D0)    0.056    0.106    0.434 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n190 (net)     2    0.003    0.000    0.434 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U302/ZN (CKND2D1)    0.041    0.037    0.471 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n364 (net)     2    0.002    0.000    0.471 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U303/ZN (OAI21D1)    0.033    0.038    0.509 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n191 (net)     1    0.001    0.000    0.509 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U304/ZN (AOI21D1)    0.073    0.062    0.571 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n361 (net)     2    0.002    0.000    0.571 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U442/Z (CKXOR2D0)    0.042    0.094    0.666 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/product2[6] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/product2[6] (mac_8in_bw4_bw_psum11_pr8_2)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/product2[6] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/product2_reg_reg_6_/D (DFQD1)    0.042    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/product2_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/Q_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.021     0.007      0.207 f
  inst[9] (net)                                 7        0.013               0.000      0.207 f
  core_instance/inst[9] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.207 f
  core_instance/inst[9] (net)                            0.013               0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (sram_w16_sram_bit88)                 0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (net)             0.013               0.000      0.207 f
  core_instance/psum_mem_instance/U331/ZN (NR2D1)                  0.072     0.052      0.259 r
  core_instance/psum_mem_instance/n101 (net)     2       0.003               0.000      0.259 r
  core_instance/psum_mem_instance/U339/ZN (CKND2D1)                0.061     0.055      0.314 f
  core_instance/psum_mem_instance/n147 (net)     4       0.005               0.000      0.314 f
  core_instance/psum_mem_instance/U340/ZN (NR2D1)                  0.046     0.041      0.355 r
  core_instance/psum_mem_instance/n102 (net)     1       0.001               0.000      0.355 r
  core_instance/psum_mem_instance/U341/Z (BUFFD2)                  0.043     0.055      0.410 r
  core_instance/psum_mem_instance/n617 (net)     6       0.008               0.000      0.410 r
  core_instance/psum_mem_instance/U19/Z (BUFFD2)                   0.077     0.073      0.483 r
  core_instance/psum_mem_instance/n901 (net)    14       0.017               0.000      0.483 r
  core_instance/psum_mem_instance/U476/ZN (AOI22D1)                0.057     0.039      0.523 f
  core_instance/psum_mem_instance/n223 (net)     1       0.001               0.000      0.523 f
  core_instance/psum_mem_instance/U480/ZN (ND4D1)                  0.037     0.031      0.554 r
  core_instance/psum_mem_instance/n224 (net)     1       0.001               0.000      0.554 r
  core_instance/psum_mem_instance/U481/ZN (NR2XD0)                 0.023     0.027      0.581 f
  core_instance/psum_mem_instance/n226 (net)     1       0.001               0.000      0.581 f
  core_instance/psum_mem_instance/U482/ZN (INVD0)                  0.027     0.024      0.606 r
  core_instance/psum_mem_instance/N137 (net)     1       0.001               0.000      0.606 r
  core_instance/psum_mem_instance/Q_reg_68_/D (EDFQD1)             0.027     0.000      0.606 r
  data arrival time                                                                     0.606

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/Q_reg_68_/CP (EDFQD1)                      0.000      0.700 r
  library setup time                                                        -0.094      0.606
  data required time                                                                    0.606
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.606
  data arrival time                                                                    -0.606
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_1 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/Q (DFQD1)    0.028    0.131    0.131 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/q_out[24] (net)     4    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/a[24] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/a[24] (net)    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U60/ZN (INVD0)    0.066    0.046    0.176 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n217 (net)     4    0.003    0.000    0.176 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U30/Z (OR2D0)    0.033    0.058    0.234 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n211 (net)     1    0.001    0.000    0.234 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U327/S (FA1D0)    0.059    0.167    0.402 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n221 (net)     2    0.002    0.000    0.402 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U334/ZN (ND2D1)    0.036    0.036    0.438 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n478 (net)     2    0.002    0.000    0.438 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U335/ZN (OAI21D1)    0.058    0.033    0.471 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n466 (net)     2    0.002    0.000    0.471 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U508/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n475 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U509/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n471 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U511/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product6[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product6[5] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product6[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_1 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/Q (DFQD1)    0.028    0.131    0.131 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/q_out[0] (net)     4    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/a[0] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/a[0] (net)    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U47/ZN (INVD0)    0.066    0.046    0.176 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n252 (net)     4    0.003    0.000    0.176 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U34/Z (OR2D0)    0.033    0.058    0.234 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n246 (net)     1    0.001    0.000    0.234 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U363/S (FA1D0)    0.059    0.167    0.402 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n256 (net)     2    0.002    0.000    0.402 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U370/ZN (ND2D1)    0.036    0.036    0.438 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n322 (net)     2    0.002    0.000    0.438 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U371/ZN (OAI21D1)    0.058    0.033    0.471 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n310 (net)     2    0.002    0.000    0.471 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U414/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n319 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U415/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n315 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U418/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product0[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product0[5] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product0[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_5 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/Q (DFQD1)    0.028    0.131    0.131 f
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/q_out[12] (net)     4    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/a[12] (mac_8in_bw4_bw_psum11_pr8_5)    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/a[12] (net)    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U52/ZN (INVD0)    0.066    0.046    0.176 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n147 (net)     4    0.003    0.000    0.176 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U25/Z (OR2D0)    0.033    0.058    0.234 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n141 (net)     1    0.001    0.000    0.234 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U261/S (FA1D0)    0.059    0.167    0.402 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n151 (net)     2    0.002    0.000    0.402 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U269/ZN (ND2D1)    0.036    0.036    0.438 f
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n400 (net)     2    0.002    0.000    0.438 f
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U270/ZN (OAI21D1)    0.058    0.033    0.471 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n388 (net)     2    0.002    0.000    0.471 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U458/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n397 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U459/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/n393 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U461/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/product3[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/product3[5] (mac_8in_bw4_bw_psum11_pr8_5)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/product3[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_7 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/Q (DFQD1)    0.027    0.130    0.130 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/q_out[28] (net)     4    0.003    0.000    0.130 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[28] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.130 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[28] (net)    0.003    0.000    0.130 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U61/ZN (INVD0)    0.066    0.046    0.175 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n112 (net)     4    0.003    0.000    0.175 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U47/Z (OR2D0)    0.033    0.058    0.233 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n106 (net)     1    0.001    0.000    0.233 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U233/S (FA1D0)    0.042    0.161    0.394 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n116 (net)     2    0.002    0.000    0.394 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U235/ZN (NR2D0)    0.099    0.070    0.464 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n503 (net)     2    0.002    0.000    0.464 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U26/ZN (OAI21D1)    0.047    0.047    0.511 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n492 (net)     2    0.002    0.000    0.511 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U25/ZN (INVD1)    0.026    0.026    0.537 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n501 (net)     2    0.002    0.000    0.537 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U524/ZN (OAI21D0)    0.059    0.041    0.578 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n497 (net)     1    0.002    0.000    0.578 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U527/ZN (XNR2D0)    0.038    0.088    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product7[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product7[5] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product7[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_1 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/Q (EDFQD1)    0.018    0.126    0.126 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[14] (net)     1    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/b[14] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/b[14] (net)    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U149/ZN (INVD0)    0.066    0.043    0.169 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n41 (net)     4    0.003    0.000    0.169 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U150/ZN (NR2XD0)    0.038    0.042    0.212 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n38 (net)     1    0.002    0.000    0.212 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U1/CO (HA1D0)    0.027    0.053    0.264 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n30 (net)     1    0.001    0.000    0.264 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U160/CO (FA1D0)    0.043    0.168    0.432 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n50 (net)     2    0.002    0.000    0.432 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U173/ZN (CKND2D0)    0.062    0.047    0.480 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n390 (net)     2    0.002    0.000    0.480 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U174/ZN (OAI21D1)    0.036    0.043    0.522 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n51 (net)     1    0.001    0.000    0.522 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U175/ZN (AOI21D1)    0.075    0.064    0.586 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n387 (net)     2    0.002    0.000    0.586 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U9/Z (CKXOR2D1)    0.031    0.082    0.668 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product3[6] (net)     1    0.001    0.000    0.668 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product3[6] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.668 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product3[6] (net)    0.001    0.000    0.668 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_reg_6_/D (DFQD1)    0.031    0.000    0.668 r
  data arrival time                                                                     0.668

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.032      0.668
  data required time                                                                    0.668
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.668
  data arrival time                                                                    -0.668
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U90/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n46 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U66/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n45 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U97/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n44 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U84/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n43 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U86/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n42 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U87/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n41 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U96/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n40 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U89/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n39 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U85/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n38 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U91/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n37 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U92/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n36 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U101/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n35 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U112/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n34 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U107/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n32 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U111/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n31 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U93/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n30 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U65/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n29 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U88/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n28 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U105/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n27 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U94/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n26 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U95/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n25 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U108/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n24 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U102/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U98/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U99/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U100/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n20 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U113/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n19 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U109/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n18 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U106/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n16 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U104/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n15 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U110/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n17 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.033     0.016      0.216 f
  reset (net)                                  27        0.032               0.000      0.216 f
  core_instance/reset (core_col8_bw4_bw_psum11_pr8)                          0.000      0.216 f
  core_instance/reset (net)                              0.032               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.032               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw4_bw_psum11_pr8_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.032    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U13/Z (BUFFD2)    0.043    0.061    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n74 (net)     3    0.013    0.000    0.276 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U9/ZN (INVD8)    0.058    0.045    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n343 (net)    28    0.049    0.000    0.322 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U83/ZN (OAI21D2)    0.299    0.194    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n53 (net)    32    0.054    0.000    0.516 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U103/Z (MUX2D0)    0.055    0.147    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n33 (net)     1    0.001    0.000    0.662 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/D (DFQD1)    0.055    0.000    0.662 r
  data arrival time                                                                     0.662

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.037      0.663
  data required time                                                                    0.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.663
  data arrival time                                                                    -0.662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/Q_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.021     0.007      0.207 f
  inst[9] (net)                                 7        0.013               0.000      0.207 f
  core_instance/inst[9] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.207 f
  core_instance/inst[9] (net)                            0.013               0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (sram_w16_sram_bit88)                 0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (net)             0.013               0.000      0.207 f
  core_instance/psum_mem_instance/U331/ZN (NR2D1)                  0.072     0.052      0.259 r
  core_instance/psum_mem_instance/n101 (net)     2       0.003               0.000      0.259 r
  core_instance/psum_mem_instance/U339/ZN (CKND2D1)                0.061     0.055      0.314 f
  core_instance/psum_mem_instance/n147 (net)     4       0.005               0.000      0.314 f
  core_instance/psum_mem_instance/U340/ZN (NR2D1)                  0.046     0.041      0.355 r
  core_instance/psum_mem_instance/n102 (net)     1       0.001               0.000      0.355 r
  core_instance/psum_mem_instance/U341/Z (BUFFD2)                  0.043     0.055      0.410 r
  core_instance/psum_mem_instance/n617 (net)     6       0.008               0.000      0.410 r
  core_instance/psum_mem_instance/U19/Z (BUFFD2)                   0.077     0.073      0.483 r
  core_instance/psum_mem_instance/n901 (net)    14       0.017               0.000      0.483 r
  core_instance/psum_mem_instance/U1044/ZN (AOI22D1)               0.056     0.039      0.523 f
  core_instance/psum_mem_instance/n904 (net)     1       0.001               0.000      0.523 f
  core_instance/psum_mem_instance/U1046/ZN (ND4D1)                 0.040     0.034      0.557 r
  core_instance/psum_mem_instance/n906 (net)     1       0.001               0.000      0.557 r
  core_instance/psum_mem_instance/U242/Z (OR2D1)                   0.022     0.050      0.607 r
  core_instance/psum_mem_instance/n36 (net)     1        0.001               0.000      0.607 r
  core_instance/psum_mem_instance/Q_reg_62_/D (EDFQD1)             0.022     0.000      0.607 r
  data arrival time                                                                     0.607

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/Q_reg_62_/CP (EDFQD1)                      0.000      0.700 r
  library setup time                                                        -0.093      0.607
  data required time                                                                    0.607
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.607
  data arrival time                                                                    -0.607
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/Q_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.021     0.007      0.207 f
  inst[9] (net)                                 7        0.013               0.000      0.207 f
  core_instance/inst[9] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.207 f
  core_instance/inst[9] (net)                            0.013               0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (sram_w16_sram_bit88)                 0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (net)             0.013               0.000      0.207 f
  core_instance/psum_mem_instance/U331/ZN (NR2D1)                  0.072     0.052      0.259 r
  core_instance/psum_mem_instance/n101 (net)     2       0.003               0.000      0.259 r
  core_instance/psum_mem_instance/U339/ZN (CKND2D1)                0.061     0.055      0.314 f
  core_instance/psum_mem_instance/n147 (net)     4       0.005               0.000      0.314 f
  core_instance/psum_mem_instance/U340/ZN (NR2D1)                  0.046     0.041      0.355 r
  core_instance/psum_mem_instance/n102 (net)     1       0.001               0.000      0.355 r
  core_instance/psum_mem_instance/U341/Z (BUFFD2)                  0.043     0.055      0.410 r
  core_instance/psum_mem_instance/n617 (net)     6       0.008               0.000      0.410 r
  core_instance/psum_mem_instance/U19/Z (BUFFD2)                   0.077     0.073      0.483 r
  core_instance/psum_mem_instance/n901 (net)    14       0.017               0.000      0.483 r
  core_instance/psum_mem_instance/U1036/ZN (AOI22D1)               0.056     0.039      0.523 f
  core_instance/psum_mem_instance/n891 (net)     1       0.001               0.000      0.523 f
  core_instance/psum_mem_instance/U1038/ZN (ND4D1)                 0.039     0.034      0.557 r
  core_instance/psum_mem_instance/n893 (net)     1       0.001               0.000      0.557 r
  core_instance/psum_mem_instance/U277/Z (OR2D1)                   0.022     0.050      0.607 r
  core_instance/psum_mem_instance/n71 (net)     1        0.001               0.000      0.607 r
  core_instance/psum_mem_instance/Q_reg_61_/D (EDFQD1)             0.022     0.000      0.607 r
  data arrival time                                                                     0.607

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/Q_reg_61_/CP (EDFQD1)                      0.000      0.700 r
  library setup time                                                        -0.093      0.607
  data required time                                                                    0.607
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.607
  data arrival time                                                                    -0.607
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/product1_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/Q (EDFQD1)    0.021    0.102    0.102 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[5] (net)     1    0.001    0.000    0.102 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/b[5] (mac_8in_bw4_bw_psum11_pr8_0)    0.000    0.102 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/b[5] (net)    0.001    0.000    0.102 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.040    0.031    0.133 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n96 (net)     4    0.003    0.000    0.133 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U205/ZN (NR2D0)    0.095    0.068    0.201 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n110 (net)     1    0.002    0.000    0.201 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U217/S (HA1D0)    0.043    0.105    0.306 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n114 (net)     2    0.002    0.000    0.306 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U219/ZN (NR2D0)    0.036    0.029    0.335 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n352 (net)     2    0.002    0.000    0.335 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U221/Z (OA21D0)    0.042    0.086    0.421 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n350 (net)     2    0.002    0.000    0.421 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U223/ZN (OAI21D1)    0.058    0.049    0.471 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n336 (net)     2    0.002    0.000    0.471 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U432/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n345 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U433/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n341 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U436/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/product1[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/product1[5] (mac_8in_bw4_bw_psum11_pr8_0)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/product1[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/product1_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/product1_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_4 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/Q (EDFQD1)    0.018    0.126    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[17] (net)     1    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[17] (mac_8in_bw4_bw_psum11_pr8_4)    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[17] (net)    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U18/ZN (INVD0)    0.071    0.046    0.172 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n270 (net)     4    0.004    0.000    0.172 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U393/ZN (NR2XD0)    0.039    0.044    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n285 (net)     1    0.002    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U404/S (HA1D0)    0.042    0.090    0.306 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n289 (net)     2    0.002    0.000    0.306 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U43/ZN (NR2D0)    0.036    0.029    0.335 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n430 (net)     2    0.002    0.000    0.335 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U407/Z (OA21D0)    0.042    0.086    0.421 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n428 (net)     2    0.002    0.000    0.421 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U409/ZN (OAI21D1)    0.058    0.049    0.471 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n414 (net)     2    0.002    0.000    0.471 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U63/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n423 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U478/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n419 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U481/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/product4[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/product4[5] (mac_8in_bw4_bw_psum11_pr8_4)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product4[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/Q_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.021     0.007      0.207 f
  inst[9] (net)                                 7        0.013               0.000      0.207 f
  core_instance/inst[9] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.207 f
  core_instance/inst[9] (net)                            0.013               0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (sram_w16_sram_bit88)                 0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (net)             0.013               0.000      0.207 f
  core_instance/psum_mem_instance/U331/ZN (NR2D1)                  0.072     0.052      0.259 r
  core_instance/psum_mem_instance/n101 (net)     2       0.003               0.000      0.259 r
  core_instance/psum_mem_instance/U339/ZN (CKND2D1)                0.061     0.055      0.314 f
  core_instance/psum_mem_instance/n147 (net)     4       0.005               0.000      0.314 f
  core_instance/psum_mem_instance/U340/ZN (NR2D1)                  0.046     0.041      0.355 r
  core_instance/psum_mem_instance/n102 (net)     1       0.001               0.000      0.355 r
  core_instance/psum_mem_instance/U341/Z (BUFFD2)                  0.043     0.055      0.410 r
  core_instance/psum_mem_instance/n617 (net)     6       0.008               0.000      0.410 r
  core_instance/psum_mem_instance/U19/Z (BUFFD2)                   0.077     0.073      0.483 r
  core_instance/psum_mem_instance/n901 (net)    14       0.017               0.000      0.483 r
  core_instance/psum_mem_instance/U518/ZN (AOI22D1)                0.057     0.039      0.523 f
  core_instance/psum_mem_instance/n275 (net)     1       0.001               0.000      0.523 f
  core_instance/psum_mem_instance/U522/ZN (ND4D1)                  0.037     0.031      0.554 r
  core_instance/psum_mem_instance/n276 (net)     1       0.001               0.000      0.554 r
  core_instance/psum_mem_instance/U523/ZN (NR2XD0)                 0.023     0.027      0.581 f
  core_instance/psum_mem_instance/n278 (net)     1       0.001               0.000      0.581 f
  core_instance/psum_mem_instance/U524/ZN (INVD0)                  0.027     0.024      0.605 r
  core_instance/psum_mem_instance/N132 (net)     1       0.001               0.000      0.605 r
  core_instance/psum_mem_instance/Q_reg_63_/D (EDFQD1)             0.027     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/Q_reg_63_/CP (EDFQD1)                      0.000      0.700 r
  library setup time                                                        -0.094      0.606
  data required time                                                                    0.606
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.606
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_/Q (EDFQD1)    0.021    0.129    0.129 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2[6] (net)     2    0.001    0.000    0.129 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U4/ZN (NR2D0)    0.109    0.073    0.202 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n317 (net)     3    0.002    0.000    0.202 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U33/ZN (NR2D0)    0.043    0.045    0.247 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n64 (net)     2    0.002    0.000    0.247 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U109/ZN (AOI21D1)    0.054    0.038    0.286 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n65 (net)     1    0.001    0.000    0.286 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U13/ZN (OAI21D1)    0.033    0.041    0.326 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n114 (net)     1    0.001    0.000    0.326 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U30/CO (FA1D0)    0.037    0.088    0.414 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n115 (net)     1    0.001    0.000    0.414 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U272/CO (FA1D0)    0.033    0.084    0.498 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n118 (net)     1    0.001    0.000    0.498 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U5/ZN (INVD0)    0.118    0.075    0.573 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/out[10] (net)     8    0.006    0.000    0.573 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id7)    0.000    0.573 r
  core_instance/mac_array_instance/out[76] (net)         0.006               0.000      0.573 r
  core_instance/mac_array_instance/out[76] (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.573 r
  core_instance/array_out[76] (net)                      0.006               0.000      0.573 r
  core_instance/ofifo_inst/in[76] (ofifo_col8_bw11)                          0.000      0.573 r
  core_instance/ofifo_inst/in[76] (net)                  0.006               0.000      0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/in[10] (fifo_depth8_bw11_simd1_1)    0.000    0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/in[10] (net)    0.006    0.000      0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/U87/Z (MUX2D0)    0.045    0.092    0.665 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/n114 (net)     1    0.001    0.000    0.665 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D (DFQD1)    0.045    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/CP (DFQD1)    0.000      0.700 r
  library setup time                                                        -0.035      0.665
  data required time                                                                    0.665
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.665
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_/Q (EDFQD1)    0.021    0.129    0.129 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2[6] (net)     2    0.001    0.000    0.129 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U4/ZN (NR2D0)    0.109    0.073    0.202 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n317 (net)     3    0.002    0.000    0.202 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U33/ZN (NR2D0)    0.043    0.045    0.247 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n64 (net)     2    0.002    0.000    0.247 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U109/ZN (AOI21D1)    0.054    0.038    0.286 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n65 (net)     1    0.001    0.000    0.286 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U13/ZN (OAI21D1)    0.033    0.041    0.326 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n114 (net)     1    0.001    0.000    0.326 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U30/CO (FA1D0)    0.037    0.088    0.414 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n115 (net)     1    0.001    0.000    0.414 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U272/CO (FA1D0)    0.033    0.084    0.498 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n118 (net)     1    0.001    0.000    0.498 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U5/ZN (INVD0)    0.118    0.075    0.573 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/out[10] (net)     8    0.006    0.000    0.573 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id7)    0.000    0.573 r
  core_instance/mac_array_instance/out[76] (net)         0.006               0.000      0.573 r
  core_instance/mac_array_instance/out[76] (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.573 r
  core_instance/array_out[76] (net)                      0.006               0.000      0.573 r
  core_instance/ofifo_inst/in[76] (ofifo_col8_bw11)                          0.000      0.573 r
  core_instance/ofifo_inst/in[76] (net)                  0.006               0.000      0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/in[10] (fifo_depth8_bw11_simd1_1)    0.000    0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/in[10] (net)    0.006    0.000      0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/U82/Z (MUX2D0)    0.045    0.092    0.665 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/n131 (net)     1    0.001    0.000    0.665 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/D (DFQD1)    0.045    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/CP (DFQD1)    0.000      0.700 r
  library setup time                                                        -0.035      0.665
  data required time                                                                    0.665
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.665
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_7 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP (DFQD2)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/Q (DFQD2)    0.031    0.114    0.114 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/q_out[10] (net)     4    0.004    0.000    0.114 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[10] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.114 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[10] (net)    0.004    0.000    0.114 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U18/ZN (INVD2)    0.016    0.018    0.133 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n206 (net)     4    0.004    0.000    0.133 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U32/ZN (NR2D0)    0.085    0.057    0.190 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n207 (net)     2    0.002    0.000    0.190 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U315/ZN (XNR2D0)    0.038    0.122    0.312 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n203 (net)     1    0.001    0.000    0.312 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U319/CO (FA1D0)    0.043    0.095    0.407 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n225 (net)     2    0.002    0.000    0.407 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U334/ZN (CKND2D0)    0.056    0.044    0.451 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n364 (net)     2    0.002    0.000    0.451 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U335/ZN (OAI21D0)    0.049    0.054    0.505 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n226 (net)     1    0.001    0.000    0.505 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U77/ZN (AOI21D1)    0.073    0.066    0.571 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n361 (net)     2    0.002    0.000    0.571 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U62/Z (CKXOR2D0)    0.042    0.094    0.665 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product2[6] (net)     1    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product2[6] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product2[6] (net)    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_reg_6_/D (DFQD1)    0.042    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_1 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/Q (DFQD1)    0.030    0.132    0.132 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/q_out[26] (net)     4    0.003    0.000    0.132 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/a[26] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.132 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/a[26] (net)    0.003    0.000    0.132 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U311/ZN (INVD1)    0.040    0.032    0.164 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n206 (net)     4    0.004    0.000    0.164 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U312/ZN (NR2XD0)    0.051    0.041    0.205 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n212 (net)     1    0.004    0.000    0.205 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U328/CO (HA1D1)    0.018    0.048    0.252 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n205 (net)     1    0.001    0.000    0.252 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U322/CO (FA1D0)    0.043    0.165    0.418 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n225 (net)     2    0.002    0.000    0.418 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U337/ZN (CKND2D0)    0.062    0.047    0.465 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n468 (net)     2    0.002    0.000    0.465 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U338/ZN (OAI21D1)    0.036    0.043    0.508 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n226 (net)     1    0.001    0.000    0.508 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U339/ZN (AOI21D1)    0.073    0.063    0.571 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n465 (net)     2    0.002    0.000    0.571 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U507/Z (CKXOR2D0)    0.042    0.094    0.665 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product6[6] (net)     1    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product6[6] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product6[6] (net)    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_reg_6_/D (DFQD1)    0.042    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_6 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/Q (DFQD4)    0.026    0.109    0.109 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/q_out[18] (net)     4    0.003    0.000    0.109 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[18] (mac_8in_bw4_bw_psum11_pr8_6)    0.000    0.109 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[18] (net)    0.003    0.000    0.109 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U375/ZN (INVD1)    0.022    0.021    0.131 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n276 (net)     4    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U384/ZN (NR2D0)    0.095    0.064    0.195 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n285 (net)     1    0.002    0.000    0.195 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U394/CO (HA1D0)    0.039    0.079    0.273 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n279 (net)     1    0.001    0.000    0.273 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U392/S (FA1D0)    0.050    0.112    0.385 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n291 (net)     2    0.002    0.000    0.385 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U397/ZN (CKND2D0)    0.054    0.048    0.433 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n426 (net)     2    0.002    0.000    0.433 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U398/ZN (OAI21D1)    0.058    0.038    0.470 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n414 (net)     2    0.002    0.000    0.470 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U473/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n423 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U474/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n419 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U477/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/product4[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/product4[5] (mac_8in_bw4_bw_psum11_pr8_6)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product4[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_6 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/Q (DFQD4)    0.026    0.109    0.109 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/q_out[2] (net)     4    0.003    0.000    0.109 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[2] (mac_8in_bw4_bw_psum11_pr8_6)    0.000    0.109 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/a[2] (net)    0.003    0.000    0.109 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U341/ZN (INVD1)    0.022    0.021    0.131 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n241 (net)     4    0.003    0.000    0.131 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U351/ZN (NR2D0)    0.095    0.064    0.195 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n250 (net)     1    0.002    0.000    0.195 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U361/CO (HA1D0)    0.039    0.079    0.273 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n244 (net)     1    0.001    0.000    0.273 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U359/S (FA1D0)    0.050    0.112    0.385 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n256 (net)     2    0.002    0.000    0.385 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U365/ZN (CKND2D0)    0.054    0.048    0.433 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n322 (net)     2    0.002    0.000    0.433 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U366/ZN (OAI21D1)    0.058    0.038    0.470 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n310 (net)     2    0.002    0.000    0.470 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U410/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n319 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U411/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n315 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U414/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/product0[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/product0[5] (mac_8in_bw4_bw_psum11_pr8_6)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product0[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_4 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/Q (EDFQD1)    0.018    0.126    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[11] (net)     1    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[11] (mac_8in_bw4_bw_psum11_pr8_4)    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[11] (net)    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U286/ZN (INVD0)    0.064    0.042    0.169 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n196 (net)     4    0.003    0.000    0.169 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U32/Z (OR2D0)    0.033    0.055    0.223 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n176 (net)     1    0.001    0.000    0.223 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U302/S (FA1D0)    0.050    0.161    0.385 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n186 (net)     2    0.002    0.000    0.385 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U308/ZN (CKND2D0)    0.054    0.048    0.433 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n374 (net)     2    0.002    0.000    0.433 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U19/ZN (OAI21D1)    0.058    0.038    0.470 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n362 (net)     2    0.002    0.000    0.470 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U61/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n371 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U449/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n367 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U452/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/product2[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/product2[5] (mac_8in_bw4_bw_psum11_pr8_4)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product2[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_4 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/Q (EDFQD1)    0.018    0.126    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[23] (net)     1    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[23] (mac_8in_bw4_bw_psum11_pr8_4)    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/b[23] (net)    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U146/ZN (INVD0)    0.064    0.042    0.169 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n56 (net)     4    0.003    0.000    0.169 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U36/Z (OR2D0)    0.033    0.055    0.223 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n36 (net)     1    0.001    0.000    0.223 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U161/S (FA1D0)    0.050    0.161    0.385 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n46 (net)     2    0.002    0.000    0.385 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U167/ZN (CKND2D0)    0.054    0.048    0.433 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n452 (net)     2    0.002    0.000    0.433 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U168/ZN (OAI21D1)    0.058    0.038    0.470 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n440 (net)     2    0.002    0.000    0.470 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U64/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n449 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U494/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n445 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U497/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/product5[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/product5[5] (mac_8in_bw4_bw_psum11_pr8_4)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product5[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_1 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/Q (EDFQD1)    0.018    0.126    0.126 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[23] (net)     1    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/b[23] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/b[23] (net)    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U183/ZN (INVD0)    0.064    0.042    0.169 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n91 (net)     4    0.003    0.000    0.169 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U44/Z (OR2D0)    0.033    0.055    0.223 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n71 (net)     1    0.001    0.000    0.223 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U197/S (FA1D0)    0.050    0.161    0.385 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n81 (net)     2    0.002    0.000    0.385 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U203/ZN (CKND2D0)    0.054    0.048    0.433 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n452 (net)     2    0.002    0.000    0.433 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U204/ZN (OAI21D1)    0.058    0.038    0.470 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n440 (net)     2    0.002    0.000    0.470 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U491/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n449 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U492/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n445 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U495/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product5[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product5[5] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product5[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_2 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/Q (EDFQD1)    0.018    0.126    0.126 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[15] (net)     1    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/b[15] (mac_8in_bw4_bw_psum11_pr8_2)    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/b[15] (net)    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.064    0.042    0.169 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n126 (net)     4    0.003    0.000    0.169 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U26/Z (OR2D0)    0.033    0.055    0.223 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n106 (net)     1    0.001    0.000    0.223 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U223/S (FA1D0)    0.050    0.161    0.385 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n116 (net)     2    0.002    0.000    0.385 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U229/ZN (CKND2D0)    0.054    0.048    0.433 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n400 (net)     2    0.002    0.000    0.433 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U230/ZN (OAI21D1)    0.058    0.038    0.470 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n388 (net)     2    0.002    0.000    0.470 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U459/ZN (INVD0)    0.030    0.033    0.503 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n397 (net)     2    0.002    0.000    0.503 f
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U460/ZN (OAI21D0)    0.095    0.065    0.568 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/n393 (net)     1    0.002    0.000    0.568 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U463/ZN (XNR2D0)    0.038    0.098    0.666 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/product3[5] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/product3[5] (mac_8in_bw4_bw_psum11_pr8_2)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/product3[5] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_reg_5_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_reg_5_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U35/Z (CKBD4)                        0.027     0.040      0.246 r
  core_instance/qmem_instance/n38 (net)         4        0.009               0.000      0.246 r
  core_instance/qmem_instance/U34/ZN (ND3D2)                       0.064     0.055      0.302 f
  core_instance/qmem_instance/n374 (net)        4        0.006               0.000      0.302 f
  core_instance/qmem_instance/U143/ZN (INVD1)                      0.036     0.035      0.336 r
  core_instance/qmem_instance/n39 (net)         1        0.002               0.000      0.336 r
  core_instance/qmem_instance/U144/ZN (ND2D2)                      0.042     0.039      0.375 f
  core_instance/qmem_instance/n435 (net)        5        0.007               0.000      0.375 f
  core_instance/qmem_instance/U6/ZN (INVD3)                        0.094     0.064      0.439 r
  core_instance/qmem_instance/n406 (net)       28        0.031               0.000      0.439 r
  core_instance/qmem_instance/U145/ZN (AOI22D1)                    0.046     0.040      0.479 f
  core_instance/qmem_instance/n40 (net)         1        0.001               0.000      0.479 f
  core_instance/qmem_instance/U66/ZN (IOA21D0)                     0.044     0.035      0.514 r
  core_instance/qmem_instance/n41 (net)         1        0.001               0.000      0.514 r
  core_instance/qmem_instance/U100/Z (AO21D1)                      0.023     0.043      0.557 r
  core_instance/qmem_instance/n27 (net)         1        0.001               0.000      0.557 r
  core_instance/qmem_instance/U149/ZN (NR2XD0)                     0.026     0.022      0.579 f
  core_instance/qmem_instance/n48 (net)         1        0.001               0.000      0.579 f
  core_instance/qmem_instance/U150/ZN (CKND2D1)                    0.028     0.026      0.605 r
  core_instance/qmem_instance/N82 (net)         1        0.001               0.000      0.605 r
  core_instance/qmem_instance/Q_reg_13_/D (EDFQD1)                 0.028     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_13_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.094      0.606
  data required time                                                                    0.606
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.606
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_3 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/Q (DFQD1)    0.040    0.115    0.115 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/q_out[22] (net)     4    0.003    0.000    0.115 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[22] (mac_8in_bw4_bw_psum11_pr8_3)    0.000    0.115 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/a[22] (net)    0.003    0.000    0.115 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U183/ZN (INVD1)    0.025    0.027    0.142 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n66 (net)     4    0.003    0.000    0.142 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U187/ZN (NR2D0)    0.085    0.059    0.200 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n67 (net)     2    0.002    0.000    0.200 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U42/ZN (XNR2D0)    0.038    0.122    0.323 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n63 (net)     1    0.001    0.000    0.323 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U192/CO (FA1D0)    0.043    0.095    0.417 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n85 (net)     2    0.002    0.000    0.417 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U206/ZN (CKND2D0)    0.062    0.047    0.465 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n442 (net)     2    0.002    0.000    0.465 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U207/ZN (OAI21D1)    0.036    0.043    0.507 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n86 (net)     1    0.001    0.000    0.507 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U208/ZN (AOI21D1)    0.073    0.063    0.571 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n439 (net)     2    0.002    0.000    0.571 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U494/Z (CKXOR2D0)    0.042    0.094    0.665 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/product5[6] (net)     1    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/product5[6] (mac_8in_bw4_bw_psum11_pr8_3)    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product5[6] (net)    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_reg_6_/D (DFQD1)    0.042    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/Q_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.021     0.007      0.207 f
  inst[9] (net)                                 7        0.013               0.000      0.207 f
  core_instance/inst[9] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.207 f
  core_instance/inst[9] (net)                            0.013               0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (sram_w16_sram_bit88)                 0.000      0.207 f
  core_instance/psum_mem_instance/A[1] (net)             0.013               0.000      0.207 f
  core_instance/psum_mem_instance/U331/ZN (NR2D1)                  0.072     0.052      0.259 r
  core_instance/psum_mem_instance/n101 (net)     2       0.003               0.000      0.259 r
  core_instance/psum_mem_instance/U332/ZN (CKND2D2)                0.039     0.038      0.297 f
  core_instance/psum_mem_instance/n134 (net)     4       0.005               0.000      0.297 f
  core_instance/psum_mem_instance/U333/ZN (NR2D2)                  0.049     0.039      0.336 r
  core_instance/psum_mem_instance/n389 (net)     3       0.004               0.000      0.336 r
  core_instance/psum_mem_instance/U614/Z (BUFFD2)                  0.061     0.065      0.402 r
  core_instance/psum_mem_instance/n1033 (net)    12      0.013               0.000      0.402 r
  core_instance/psum_mem_instance/U83/ZN (INVD1)                   0.038     0.039      0.440 f
  core_instance/psum_mem_instance/n909 (net)     6       0.006               0.000      0.440 f
  core_instance/psum_mem_instance/U11/ZN (MAOI22D0)                0.054     0.089      0.529 f
  core_instance/psum_mem_instance/n913 (net)     1       0.001               0.000      0.529 f
  core_instance/psum_mem_instance/U1050/ZN (ND4D1)                 0.039     0.031      0.560 r
  core_instance/psum_mem_instance/n919 (net)     1       0.001               0.000      0.560 r
  core_instance/psum_mem_instance/U294/Z (OR2D1)                   0.022     0.046      0.607 r
  core_instance/psum_mem_instance/n88 (net)     1        0.001               0.000      0.607 r
  core_instance/psum_mem_instance/Q_reg_72_/D (EDFQD1)             0.022     0.000      0.607 r
  data arrival time                                                                     0.607

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/Q_reg_72_/CP (EDFQD1)                      0.000      0.700 r
  library setup time                                                        -0.093      0.607
  data required time                                                                    0.607
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.607
  data arrival time                                                                    -0.607
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_6 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/Q (DFQD1)    0.028    0.108    0.108 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[17] (net)     2    0.002    0.000    0.108 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/b[17] (mac_8in_bw4_bw_psum11_pr8_6)    0.000    0.108 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/b[17] (net)    0.002    0.000    0.108 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U128/ZN (INVD1)    0.023    0.022    0.130 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n271 (net)     4    0.003    0.000    0.130 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U30/ZN (NR2D0)    0.095    0.066    0.196 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n283 (net)     1    0.002    0.000    0.196 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U393/CO (HA1D0)    0.039    0.079    0.275 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n275 (net)     1    0.001    0.000    0.275 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U21/S (FA1D0)    0.047    0.166    0.441 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n293 (net)     2    0.002    0.000    0.441 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U399/ZN (CKND2D1)    0.044    0.038    0.479 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n421 (net)     3    0.002    0.000    0.479 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U401/ZN (OAI21D0)    0.049    0.040    0.518 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n296 (net)     1    0.001    0.000    0.518 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U402/ZN (AOI21D1)    0.075    0.067    0.586 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n413 (net)     2    0.002    0.000    0.586 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U472/Z (CKXOR2D1)    0.031    0.082    0.667 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/product4[6] (net)     1    0.001    0.000    0.667 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/product4[6] (mac_8in_bw4_bw_psum11_pr8_6)    0.000    0.667 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product4[6] (net)    0.001    0.000    0.667 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_reg_6_/D (DFQD1)    0.031    0.000    0.667 r
  data arrival time                                                                     0.667

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.032      0.668
  data required time                                                                    0.668
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.668
  data arrival time                                                                    -0.667
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_6 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/Q (DFQD1)    0.028    0.108    0.108 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[1] (net)     2    0.002    0.000    0.108 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/b[1] (mac_8in_bw4_bw_psum11_pr8_6)    0.000    0.108 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/b[1] (net)    0.002    0.000    0.108 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U121/ZN (INVD1)    0.023    0.022    0.130 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n236 (net)     4    0.003    0.000    0.130 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U24/ZN (NR2D0)    0.095    0.066    0.196 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n248 (net)     1    0.002    0.000    0.196 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U360/CO (HA1D0)    0.039    0.079    0.275 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n240 (net)     1    0.001    0.000    0.275 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U18/S (FA1D0)    0.047    0.166    0.441 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n258 (net)     2    0.002    0.000    0.441 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U367/ZN (CKND2D1)    0.044    0.038    0.479 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n317 (net)     3    0.002    0.000    0.479 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U369/ZN (OAI21D0)    0.049    0.040    0.518 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n261 (net)     1    0.001    0.000    0.518 f
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U370/ZN (AOI21D1)    0.075    0.067    0.586 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n309 (net)     2    0.002    0.000    0.586 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U409/Z (CKXOR2D1)    0.031    0.082    0.667 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/product0[6] (net)     1    0.001    0.000    0.667 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/product0[6] (mac_8in_bw4_bw_psum11_pr8_6)    0.000    0.667 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product0[6] (net)    0.001    0.000    0.667 r
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_reg_6_/D (DFQD1)    0.031    0.000    0.667 r
  data arrival time                                                                     0.667

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.032      0.668
  data required time                                                                    0.668
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.668
  data arrival time                                                                    -0.667
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_1 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/Q (EDFQD1)    0.020    0.128    0.128 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[18] (net)     1    0.001    0.000    0.128 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/b[18] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.128 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/b[18] (net)    0.001    0.000    0.128 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U382/ZN (INVD1)    0.035    0.026    0.154 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n286 (net)     4    0.003    0.000    0.154 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U8/ZN (NR2XD0)    0.047    0.040    0.194 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n282 (net)     1    0.003    0.000    0.194 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U396/CO (HA1D0)    0.027    0.060    0.254 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n275 (net)     1    0.001    0.000    0.254 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U41/CO (FA1D0)    0.043    0.168    0.422 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n295 (net)     2    0.002    0.000    0.422 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U404/ZN (CKND2D0)    0.062    0.047    0.469 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n416 (net)     2    0.002    0.000    0.469 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U405/ZN (OAI21D1)    0.036    0.043    0.512 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n296 (net)     1    0.001    0.000    0.512 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U406/ZN (AOI21D1)    0.075    0.064    0.576 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/n413 (net)     2    0.002    0.000    0.576 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U7/Z (XOR2D0)    0.038    0.090    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product4[6] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/product4[6] (mac_8in_bw4_bw_psum11_pr8_1)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product4[6] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_reg_6_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U288/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n195 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U293/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n203 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U299/ZN (ND4D1)                      0.039     0.021      0.602 r
  core_instance/qmem_instance/N88 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_19_/D (EDFQD1)                 0.039     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_19_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U311/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n217 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U315/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n223 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U320/ZN (ND4D1)                      0.039     0.021      0.602 r
  core_instance/qmem_instance/N86 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_17_/D (EDFQD1)                 0.039     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_17_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U321/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n227 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U325/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n233 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U124/ZN (ND4D1)                      0.039     0.021      0.602 r
  core_instance/qmem_instance/N80 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_11_/D (EDFQD1)                 0.039     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_11_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U440/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n380 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U445/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n387 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U450/ZN (ND4D1)                      0.039     0.021      0.602 r
  core_instance/qmem_instance/N77 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_8_/D (EDFQD1)                  0.039     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_8_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U184/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n89 (net)         1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U189/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n96 (net)         1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U196/ZN (ND4D1)                      0.039     0.021      0.602 r
  core_instance/qmem_instance/N73 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_4_/D (EDFQD1)                  0.039     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_4_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U482/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n433 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U486/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n445 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U492/ZN (ND4D1)                      0.039     0.021      0.602 r
  core_instance/qmem_instance/N72 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_3_/D (EDFQD1)                  0.039     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_3_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U391/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n311 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U395/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n319 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U401/ZN (ND4D1)                      0.039     0.021      0.602 r
  core_instance/qmem_instance/N71 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_2_/D (EDFQD1)                  0.039     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_2_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U380/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n299 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U384/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n306 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U390/ZN (ND4D1)                      0.039     0.021      0.602 r
  core_instance/qmem_instance/N70 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_1_/D (EDFQD1)                  0.039     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_1_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_7 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/Q (DFQD1)    0.048    0.119    0.119 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/q_out[26] (net)     4    0.004    0.000    0.119 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[26] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.119 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[26] (net)    0.004    0.000    0.119 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U24/ZN (INVD2)    0.020    0.022    0.142 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n171 (net)     4    0.004    0.000    0.142 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U19/ZN (NR2XD0)    0.078    0.051    0.193 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n177 (net)     1    0.004    0.000    0.193 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U296/CO (HA1D1)    0.025    0.061    0.253 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n170 (net)     1    0.001    0.000    0.253 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U289/S (FA1D0)    0.042    0.159    0.412 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n188 (net)     2    0.002    0.000    0.412 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U57/ZN (NR2D0)    0.109    0.076    0.488 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n472 (net)     3    0.002    0.000    0.488 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U294/ZN (NR2D0)    0.038    0.039    0.527 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n192 (net)     1    0.001    0.000    0.527 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U80/ZN (AOI21D1)    0.075    0.049    0.576 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n465 (net)     2    0.002    0.000    0.576 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U7/Z (XOR2D0)    0.038    0.090    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product6[6] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product6[6] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product6[6] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_reg_6_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_4 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/Q (DFQD1)    0.040    0.115    0.115 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/q_out[14] (net)     4    0.003    0.000    0.115 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/a[14] (mac_8in_bw4_bw_psum11_pr8_4)    0.000    0.115 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/a[14] (net)    0.003    0.000    0.115 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U249/ZN (INVD1)    0.025    0.027    0.142 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n136 (net)     4    0.003    0.000    0.142 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U254/ZN (NR2D0)    0.085    0.059    0.200 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n137 (net)     2    0.002    0.000    0.200 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U255/ZN (XNR2D0)    0.038    0.122    0.323 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n133 (net)     1    0.001    0.000    0.323 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U260/CO (FA1D0)    0.043    0.095    0.417 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n155 (net)     2    0.002    0.000    0.417 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U54/ZN (CKND2D0)    0.062    0.047    0.465 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n390 (net)     2    0.002    0.000    0.465 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U275/ZN (OAI21D1)    0.036    0.043    0.507 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n156 (net)     1    0.001    0.000    0.507 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U276/ZN (AOI21D1)    0.073    0.063    0.570 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/n387 (net)     2    0.002    0.000    0.570 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/U48/Z (CKXOR2D0)    0.042    0.094    0.665 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/product3[6] (net)     1    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_8in_instance/product3[6] (mac_8in_bw4_bw_psum11_pr8_4)    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product3[6] (net)    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_reg_6_/D (DFQD1)    0.042    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_3 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/Q (EDFQD1)    0.018    0.126    0.126 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[26] (net)     1    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/b[26] (mac_8in_bw4_bw_psum11_pr8_3)    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/b[26] (net)    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U282/ZN (INVD0)    0.066    0.043    0.169 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n181 (net)     4    0.003    0.000    0.169 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U283/ZN (NR2XD0)    0.052    0.051    0.220 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n178 (net)     1    0.003    0.000    0.220 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U302/CO (HA1D1)    0.018    0.045    0.265 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n170 (net)     1    0.001    0.000    0.265 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U295/CO (FA1D0)    0.056    0.176    0.441 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n190 (net)     2    0.003    0.000    0.441 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U310/ZN (CKND2D1)    0.041    0.037    0.478 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n468 (net)     2    0.002    0.000    0.478 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U311/ZN (OAI21D1)    0.041    0.043    0.521 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n191 (net)     1    0.002    0.000    0.521 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U312/ZN (AOI21D2)    0.056    0.054    0.575 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n465 (net)     2    0.002    0.000    0.575 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U510/Z (CKXOR2D0)    0.042    0.089    0.665 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/product6[6] (net)     1    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/product6[6] (mac_8in_bw4_bw_psum11_pr8_3)    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product6[6] (net)    0.001    0.000    0.665 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_reg_6_/D (DFQD1)    0.042    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U197/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n102 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U123/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n108 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U206/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N96 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_27_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_27_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U207/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n112 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U211/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n118 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U217/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N95 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_26_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_26_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U218/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n122 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U222/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n128 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U125/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N94 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_25_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_25_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U227/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n132 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U231/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n139 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U235/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N93 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_24_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_24_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U236/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n143 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U240/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n149 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U246/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N92 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_23_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_23_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U247/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n153 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U251/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n159 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U257/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N91 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_22_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_22_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U258/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n163 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U262/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n169 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U267/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N90 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_21_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_21_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U278/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n184 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U282/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n190 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U287/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N89 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_20_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_20_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U300/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n207 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U304/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n213 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U310/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N87 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_18_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_18_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U340/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n247 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U344/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n253 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U349/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N78 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_9_/D (EDFQD1)                  0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_9_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U350/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n259 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U121/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n265 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U358/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N76 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_7_/D (EDFQD1)                  0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_7_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U359/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n271 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U363/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n279 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U369/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N75 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_6_/D (EDFQD1)                  0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_6_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U370/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n284 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U374/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n293 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U379/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N74 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_5_/D (EDFQD1)                  0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_5_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U472/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n417 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U120/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n425 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U481/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N69 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_0_/D (EDFQD1)                  0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_0_/CP (EDFQD1)                           0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U451/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n393 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U455/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n401 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U460/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N100 (net)        1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_31_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_31_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U461/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n405 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U465/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n412 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U471/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N85 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_16_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_16_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.022     0.007      0.207 r
  inst[15] (net)                                8        0.010               0.000      0.207 r
  core_instance/inst[15] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.207 r
  core_instance/inst[15] (net)                           0.010               0.000      0.207 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit32_1)                   0.000      0.207 r
  core_instance/qmem_instance/A[3] (net)                 0.010               0.000      0.207 r
  core_instance/qmem_instance/U127/Z (BUFFD2)                      0.024     0.037      0.244 r
  core_instance/qmem_instance/n31 (net)         2        0.004               0.000      0.244 r
  core_instance/qmem_instance/U128/ZN (IND3D2)                     0.065     0.054      0.298 f
  core_instance/qmem_instance/n172 (net)        4        0.005               0.000      0.298 f
  core_instance/qmem_instance/U129/ZN (NR2D2)                      0.229     0.143      0.441 r
  core_instance/qmem_instance/n426 (net)       32        0.026               0.000      0.441 r
  core_instance/qmem_instance/U330/ZN (AOI22D0)                    0.094     0.080      0.521 f
  core_instance/qmem_instance/n237 (net)        1        0.001               0.000      0.521 f
  core_instance/qmem_instance/U334/Z (AN4XD1)                      0.020     0.059      0.580 f
  core_instance/qmem_instance/n243 (net)        1        0.001               0.000      0.580 f
  core_instance/qmem_instance/U339/ZN (ND4D1)                      0.038     0.021      0.602 r
  core_instance/qmem_instance/N79 (net)         1        0.001               0.000      0.602 r
  core_instance/qmem_instance/Q_reg_10_/D (EDFQD1)                 0.038     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/qmem_instance/Q_reg_10_/CP (EDFQD1)                          0.000      0.700 r
  library setup time                                                        -0.097      0.603
  data required time                                                                    0.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.603
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_7 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/Q (DFQD1)    0.039    0.114    0.114 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/q_out[30] (net)     4    0.003    0.000    0.114 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[30] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.114 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[30] (net)    0.003    0.000    0.114 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U220/ZN (INVD1)    0.024    0.026    0.140 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n101 (net)     4    0.003    0.000    0.140 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U221/ZN (NR2D0)    0.148    0.094    0.233 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n107 (net)     1    0.004    0.000    0.233 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U234/CO (HA1D1)    0.035    0.079    0.312 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n100 (net)     1    0.002    0.000    0.312 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U1/S (FA1D1)    0.034    0.142    0.454 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n118 (net)     2    0.002    0.000    0.454 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U15/ZN (ND2D1)    0.039    0.030    0.484 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n499 (net)     3    0.003    0.000    0.484 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U241/ZN (OAI21D1)    0.036    0.028    0.512 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n121 (net)     1    0.001    0.000    0.512 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U81/ZN (AOI21D1)    0.075    0.064    0.576 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n491 (net)     2    0.002    0.000    0.576 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U523/Z (XOR2D0)    0.038    0.090    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product7[6] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product7[6] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product7[6] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_reg_6_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_7 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/Q (DFQD1)    0.027    0.130    0.130 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/q_out[7] (net)     4    0.003    0.000    0.130 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[7] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.130 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/a[7] (net)    0.003    0.000    0.130 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U27/ZN (INVD0)    0.066    0.046    0.175 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n92 (net)     4    0.003    0.000    0.175 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U191/Z (OR2D0)    0.053    0.067    0.242 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n68 (net)     2    0.002    0.000    0.242 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U193/ZN (XNR2D0)    0.038    0.085    0.327 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n63 (net)     1    0.001    0.000    0.327 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U198/CO (FA1D0)    0.043    0.095    0.422 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n85 (net)     2    0.002    0.000    0.422 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U213/ZN (CKND2D0)    0.062    0.047    0.469 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n338 (net)     2    0.002    0.000    0.469 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U2/ZN (OAI21D1)    0.036    0.043    0.512 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n86 (net)     1    0.001    0.000    0.512 f
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U76/ZN (AOI21D1)    0.075    0.064    0.576 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n335 (net)     2    0.002    0.000    0.576 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U429/Z (XOR2D0)    0.038    0.090    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product1[6] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/product1[6] (mac_8in_bw4_bw_psum11_pr8_7)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product1[6] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_reg_6_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[10] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/Q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[10] (in)                                                    0.020     0.005      0.205 f
  inst[10] (net)                                6        0.010               0.000      0.205 f
  core_instance/inst[10] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.205 f
  core_instance/inst[10] (net)                           0.010               0.000      0.205 f
  core_instance/psum_mem_instance/A[2] (sram_w16_sram_bit88)                 0.000      0.205 f
  core_instance/psum_mem_instance/A[2] (net)             0.010               0.000      0.205 f
  core_instance/psum_mem_instance/U349/Z (AN2D4)                   0.016     0.039      0.245 f
  core_instance/psum_mem_instance/n111 (net)     2       0.004               0.000      0.245 f
  core_instance/psum_mem_instance/U350/ZN (CKND2D2)                0.054     0.034      0.279 r
  core_instance/psum_mem_instance/n154 (net)     4       0.007               0.000      0.279 r
  core_instance/psum_mem_instance/U207/ZN (NR2D1)                  0.025     0.027      0.306 f
  core_instance/psum_mem_instance/n109 (net)     1       0.002               0.000      0.306 f
  core_instance/psum_mem_instance/U206/Z (BUFFD6)                  0.073     0.081      0.387 f
  core_instance/psum_mem_instance/n1082 (net)    88      0.071               0.000      0.387 f
  core_instance/psum_mem_instance/U806/Z (AO22D1)                  0.025     0.076      0.463 f
  core_instance/psum_mem_instance/n625 (net)     1       0.001               0.000      0.463 f
  core_instance/psum_mem_instance/U37/ZN (IND4D1)                  0.065     0.080      0.542 f
  core_instance/psum_mem_instance/n626 (net)     1       0.001               0.000      0.542 f
  core_instance/psum_mem_instance/U285/Z (OR2D1)                   0.021     0.064      0.606 f
  core_instance/psum_mem_instance/n79 (net)     1        0.001               0.000      0.606 f
  core_instance/psum_mem_instance/Q_reg_0_/D (EDFQD1)              0.021     0.000      0.606 f
  data arrival time                                                                     0.606

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/Q_reg_0_/CP (EDFQD1)                       0.000      0.700 r
  library setup time                                                        -0.093      0.607
  data required time                                                                    0.607
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.607
  data arrival time                                                                    -0.606
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_/Q (EDFQD1)    0.021    0.129    0.129 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2[6] (net)     2    0.001    0.000    0.129 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U4/ZN (NR2D0)    0.109    0.073    0.202 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n317 (net)     3    0.002    0.000    0.202 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U33/ZN (NR2D0)    0.043    0.045    0.247 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n64 (net)     2    0.002    0.000    0.247 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U109/ZN (AOI21D1)    0.054    0.038    0.286 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n65 (net)     1    0.001    0.000    0.286 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U13/ZN (OAI21D1)    0.033    0.041    0.326 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n114 (net)     1    0.001    0.000    0.326 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U30/CO (FA1D0)    0.037    0.088    0.414 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n115 (net)     1    0.001    0.000    0.414 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U272/CO (FA1D0)    0.033    0.084    0.498 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n118 (net)     1    0.001    0.000    0.498 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U5/ZN (INVD0)    0.118    0.075    0.573 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/out[10] (net)     8    0.006    0.000    0.573 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id7)    0.000    0.573 r
  core_instance/mac_array_instance/out[76] (net)         0.006               0.000      0.573 r
  core_instance/mac_array_instance/out[76] (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.573 r
  core_instance/array_out[76] (net)                      0.006               0.000      0.573 r
  core_instance/ofifo_inst/in[76] (ofifo_col8_bw11)                          0.000      0.573 r
  core_instance/ofifo_inst/in[76] (net)                  0.006               0.000      0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/in[10] (fifo_depth8_bw11_simd1_1)    0.000    0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/in[10] (net)    0.006    0.000      0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/U86/Z (MUX2D0)    0.039    0.092    0.665 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/n103 (net)     1    0.001    0.000    0.665 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D (DFQD1)    0.039    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/CP (DFQD1)    0.000      0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_reg_6_/Q (EDFQD1)    0.021    0.129    0.129 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2[6] (net)     2    0.001    0.000    0.129 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U4/ZN (NR2D0)    0.109    0.073    0.202 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n317 (net)     3    0.002    0.000    0.202 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U33/ZN (NR2D0)    0.043    0.045    0.247 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n64 (net)     2    0.002    0.000    0.247 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U109/ZN (AOI21D1)    0.054    0.038    0.286 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n65 (net)     1    0.001    0.000    0.286 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U13/ZN (OAI21D1)    0.033    0.041    0.326 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n114 (net)     1    0.001    0.000    0.326 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U30/CO (FA1D0)    0.037    0.088    0.414 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n115 (net)     1    0.001    0.000    0.414 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U272/CO (FA1D0)    0.033    0.084    0.498 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/n118 (net)     1    0.001    0.000    0.498 f
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/U5/ZN (INVD0)    0.118    0.075    0.573 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/out[10] (net)     8    0.006    0.000    0.573 r
  core_instance/mac_array_instance/col_idx_7__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id7)    0.000    0.573 r
  core_instance/mac_array_instance/out[76] (net)         0.006               0.000      0.573 r
  core_instance/mac_array_instance/out[76] (mac_array_col8_bw4_bw_psum11_pr8)    0.000    0.573 r
  core_instance/array_out[76] (net)                      0.006               0.000      0.573 r
  core_instance/ofifo_inst/in[76] (ofifo_col8_bw11)                          0.000      0.573 r
  core_instance/ofifo_inst/in[76] (net)                  0.006               0.000      0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/in[10] (fifo_depth8_bw11_simd1_1)    0.000    0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/in[10] (net)    0.006    0.000      0.573 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/U83/Z (MUX2D0)    0.039    0.092    0.665 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/n142 (net)     1    0.001    0.000    0.665 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/D (DFQD1)    0.039    0.000    0.665 r
  data arrival time                                                                     0.665

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/CP (DFQD1)    0.000      0.700 r
  library setup time                                                        -0.034      0.666
  data required time                                                                    0.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.666
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_5__mac_col_inst/product2_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_4 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_3 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_2 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_1 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_0 ZeroWireload    tcbn65gpluswc
  sram_w16_sram_bit32_0 ZeroWireload       tcbn65gpluswc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gpluswc
  fifo_depth8_bw11_simd1_7 ZeroWireload    tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw4_bw_psum11_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw11    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  mac_8in_bw4_bw_psum11_pr8_3 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP (EDFQD1)    0.000    0.000 #    0.000 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/Q (EDFQD1)    0.018    0.126    0.126 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[10] (net)     1    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/b[10] (mac_8in_bw4_bw_psum11_pr8_3)    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/b[10] (net)    0.001    0.000    0.126 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U318/ZN (INVD0)    0.066    0.043    0.169 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n216 (net)     4    0.003    0.000    0.169 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U319/ZN (NR2XD0)    0.052    0.051    0.220 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n213 (net)     1    0.003    0.000    0.220 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U338/CO (HA1D1)    0.018    0.045    0.265 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n205 (net)     1    0.001    0.000    0.265 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U331/CO (FA1D0)    0.043    0.165    0.430 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n225 (net)     2    0.002    0.000    0.430 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U51/ZN (CKND2D0)    0.062    0.047    0.478 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n364 (net)     2    0.002    0.000    0.478 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U345/ZN (OAI21D1)    0.043    0.048    0.526 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n226 (net)     1    0.002    0.000    0.526 f
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U346/ZN (AOI21D2)    0.056    0.055    0.581 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n361 (net)     2    0.002    0.000    0.581 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U450/Z (XOR2D0)    0.038    0.084    0.666 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/product2[6] (net)     1    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/product2[6] (mac_8in_bw4_bw_psum11_pr8_3)    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product2[6] (net)    0.001    0.000    0.666 r
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product2_reg_reg_6_/D (DFQD1)    0.038    0.000    0.666 r
  data arrival time                                                                     0.666

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/mac_array_instance/col_idx_5__mac_col_inst/product2_reg_reg_6_/CP (DFQD1)    0.000    0.700 r
  library setup time                                                        -0.033      0.667
  data required time                                                                    0.667
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.667
  data arrival time                                                                    -0.666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[0] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[0] (in)                                                     0.014     0.002      0.202 r
  inst[0] (net)                                 2        0.002               0.000      0.202 r
  core_instance/inst[0] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.202 r
  core_instance/inst[0] (net)                            0.002               0.000      0.202 r
  core_instance/U1/ZN (INVD1)                                      0.018     0.016      0.218 f
  core_instance/n6 (net)                        2        0.003               0.000      0.218 f
  core_instance/psum_mem_instance/WEN (sram_w16_sram_bit88)                  0.000      0.218 f
  core_instance/psum_mem_instance/WEN (net)              0.003               0.000      0.218 f
  core_instance/psum_mem_instance/U363/ZN (NR2XD1)                 0.059     0.045      0.263 r
  core_instance/psum_mem_instance/n127 (net)     2       0.005               0.000      0.263 r
  core_instance/psum_mem_instance/U364/ZN (CKND2D2)                0.049     0.044      0.307 f
  core_instance/psum_mem_instance/n155 (net)     7       0.008               0.000      0.307 f
  core_instance/psum_mem_instance/U54/ZN (INVD1)                   0.056     0.045      0.352 r
  core_instance/psum_mem_instance/n24 (net)     2        0.006               0.000      0.352 r
  core_instance/psum_mem_instance/U374/ZN (ND2D2)                  0.027     0.028      0.380 f
  core_instance/psum_mem_instance/n133 (net)     1       0.002               0.000      0.380 f
  core_instance/psum_mem_instance/U304/ZN (INVD2)                  0.064     0.044      0.424 r
  core_instance/psum_mem_instance/n1116 (net)     9      0.014               0.000      0.424 r
  core_instance/psum_mem_instance/U38/Z (BUFFD2)                   0.216     0.150      0.574 r
  core_instance/psum_mem_instance/n8 (net)     28        0.050               0.000      0.574 r
  core_instance/psum_mem_instance/memory4_reg_52_/E (EDFQD1)       0.216     0.000      0.574 r
  data arrival time                                                                     0.574

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/memory4_reg_52_/CP (EDFQD1)                0.000      0.700 r
  library setup time                                                        -0.125      0.575
  data required time                                                                    0.575
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.575
  data arrival time                                                                    -0.574
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[0] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[0] (in)                                                     0.014     0.002      0.202 r
  inst[0] (net)                                 2        0.002               0.000      0.202 r
  core_instance/inst[0] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.202 r
  core_instance/inst[0] (net)                            0.002               0.000      0.202 r
  core_instance/U1/ZN (INVD1)                                      0.018     0.016      0.218 f
  core_instance/n6 (net)                        2        0.003               0.000      0.218 f
  core_instance/psum_mem_instance/WEN (sram_w16_sram_bit88)                  0.000      0.218 f
  core_instance/psum_mem_instance/WEN (net)              0.003               0.000      0.218 f
  core_instance/psum_mem_instance/U363/ZN (NR2XD1)                 0.059     0.045      0.263 r
  core_instance/psum_mem_instance/n127 (net)     2       0.005               0.000      0.263 r
  core_instance/psum_mem_instance/U364/ZN (CKND2D2)                0.049     0.044      0.307 f
  core_instance/psum_mem_instance/n155 (net)     7       0.008               0.000      0.307 f
  core_instance/psum_mem_instance/U54/ZN (INVD1)                   0.056     0.045      0.352 r
  core_instance/psum_mem_instance/n24 (net)     2        0.006               0.000      0.352 r
  core_instance/psum_mem_instance/U374/ZN (ND2D2)                  0.027     0.028      0.380 f
  core_instance/psum_mem_instance/n133 (net)     1       0.002               0.000      0.380 f
  core_instance/psum_mem_instance/U304/ZN (INVD2)                  0.064     0.044      0.424 r
  core_instance/psum_mem_instance/n1116 (net)     9      0.014               0.000      0.424 r
  core_instance/psum_mem_instance/U38/Z (BUFFD2)                   0.216     0.150      0.574 r
  core_instance/psum_mem_instance/n8 (net)     28        0.050               0.000      0.574 r
  core_instance/psum_mem_instance/memory4_reg_51_/E (EDFQD1)       0.216     0.000      0.574 r
  data arrival time                                                                     0.574

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/memory4_reg_51_/CP (EDFQD1)                0.000      0.700 r
  library setup time                                                        -0.125      0.575
  data required time                                                                    0.575
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.575
  data arrival time                                                                    -0.574
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[0] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[0] (in)                                                     0.014     0.002      0.202 r
  inst[0] (net)                                 2        0.002               0.000      0.202 r
  core_instance/inst[0] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.202 r
  core_instance/inst[0] (net)                            0.002               0.000      0.202 r
  core_instance/U1/ZN (INVD1)                                      0.018     0.016      0.218 f
  core_instance/n6 (net)                        2        0.003               0.000      0.218 f
  core_instance/psum_mem_instance/WEN (sram_w16_sram_bit88)                  0.000      0.218 f
  core_instance/psum_mem_instance/WEN (net)              0.003               0.000      0.218 f
  core_instance/psum_mem_instance/U363/ZN (NR2XD1)                 0.059     0.045      0.263 r
  core_instance/psum_mem_instance/n127 (net)     2       0.005               0.000      0.263 r
  core_instance/psum_mem_instance/U364/ZN (CKND2D2)                0.049     0.044      0.307 f
  core_instance/psum_mem_instance/n155 (net)     7       0.008               0.000      0.307 f
  core_instance/psum_mem_instance/U54/ZN (INVD1)                   0.056     0.045      0.352 r
  core_instance/psum_mem_instance/n24 (net)     2        0.006               0.000      0.352 r
  core_instance/psum_mem_instance/U374/ZN (ND2D2)                  0.027     0.028      0.380 f
  core_instance/psum_mem_instance/n133 (net)     1       0.002               0.000      0.380 f
  core_instance/psum_mem_instance/U304/ZN (INVD2)                  0.064     0.044      0.424 r
  core_instance/psum_mem_instance/n1116 (net)     9      0.014               0.000      0.424 r
  core_instance/psum_mem_instance/U38/Z (BUFFD2)                   0.216     0.150      0.574 r
  core_instance/psum_mem_instance/n8 (net)     28        0.050               0.000      0.574 r
  core_instance/psum_mem_instance/memory4_reg_49_/E (EDFQD1)       0.216     0.000      0.574 r
  data arrival time                                                                     0.574

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/memory4_reg_49_/CP (EDFQD1)                0.000      0.700 r
  library setup time                                                        -0.125      0.575
  data required time                                                                    0.575
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.575
  data arrival time                                                                    -0.574
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[0] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[0] (in)                                                     0.014     0.002      0.202 r
  inst[0] (net)                                 2        0.002               0.000      0.202 r
  core_instance/inst[0] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.202 r
  core_instance/inst[0] (net)                            0.002               0.000      0.202 r
  core_instance/U1/ZN (INVD1)                                      0.018     0.016      0.218 f
  core_instance/n6 (net)                        2        0.003               0.000      0.218 f
  core_instance/psum_mem_instance/WEN (sram_w16_sram_bit88)                  0.000      0.218 f
  core_instance/psum_mem_instance/WEN (net)              0.003               0.000      0.218 f
  core_instance/psum_mem_instance/U363/ZN (NR2XD1)                 0.059     0.045      0.263 r
  core_instance/psum_mem_instance/n127 (net)     2       0.005               0.000      0.263 r
  core_instance/psum_mem_instance/U364/ZN (CKND2D2)                0.049     0.044      0.307 f
  core_instance/psum_mem_instance/n155 (net)     7       0.008               0.000      0.307 f
  core_instance/psum_mem_instance/U54/ZN (INVD1)                   0.056     0.045      0.352 r
  core_instance/psum_mem_instance/n24 (net)     2        0.006               0.000      0.352 r
  core_instance/psum_mem_instance/U374/ZN (ND2D2)                  0.027     0.028      0.380 f
  core_instance/psum_mem_instance/n133 (net)     1       0.002               0.000      0.380 f
  core_instance/psum_mem_instance/U304/ZN (INVD2)                  0.064     0.044      0.424 r
  core_instance/psum_mem_instance/n1116 (net)     9      0.014               0.000      0.424 r
  core_instance/psum_mem_instance/U38/Z (BUFFD2)                   0.216     0.150      0.574 r
  core_instance/psum_mem_instance/n8 (net)     28        0.050               0.000      0.574 r
  core_instance/psum_mem_instance/memory4_reg_34_/E (EDFQD1)       0.216     0.000      0.574 r
  data arrival time                                                                     0.574

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/memory4_reg_34_/CP (EDFQD1)                0.000      0.700 r
  library setup time                                                        -0.125      0.575
  data required time                                                                    0.575
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.575
  data arrival time                                                                    -0.574
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[0] (input port clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit88 ZeroWireload         tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[0] (in)                                                     0.014     0.002      0.202 r
  inst[0] (net)                                 2        0.002               0.000      0.202 r
  core_instance/inst[0] (core_col8_bw4_bw_psum11_pr8)                        0.000      0.202 r
  core_instance/inst[0] (net)                            0.002               0.000      0.202 r
  core_instance/U1/ZN (INVD1)                                      0.018     0.016      0.218 f
  core_instance/n6 (net)                        2        0.003               0.000      0.218 f
  core_instance/psum_mem_instance/WEN (sram_w16_sram_bit88)                  0.000      0.218 f
  core_instance/psum_mem_instance/WEN (net)              0.003               0.000      0.218 f
  core_instance/psum_mem_instance/U363/ZN (NR2XD1)                 0.059     0.045      0.263 r
  core_instance/psum_mem_instance/n127 (net)     2       0.005               0.000      0.263 r
  core_instance/psum_mem_instance/U364/ZN (CKND2D2)                0.049     0.044      0.307 f
  core_instance/psum_mem_instance/n155 (net)     7       0.008               0.000      0.307 f
  core_instance/psum_mem_instance/U54/ZN (INVD1)                   0.056     0.045      0.352 r
  core_instance/psum_mem_instance/n24 (net)     2        0.006               0.000      0.352 r
  core_instance/psum_mem_instance/U374/ZN (ND2D2)                  0.027     0.028      0.380 f
  core_instance/psum_mem_instance/n133 (net)     1       0.002               0.000      0.380 f
  core_instance/psum_mem_instance/U304/ZN (INVD2)                  0.064     0.044      0.424 r
  core_instance/psum_mem_instance/n1116 (net)     9      0.014               0.000      0.424 r
  core_instance/psum_mem_instance/U38/Z (BUFFD2)                   0.216     0.150      0.574 r
  core_instance/psum_mem_instance/n8 (net)     28        0.050               0.000      0.574 r
  core_instance/psum_mem_instance/memory4_reg_32_/E (EDFQD1)       0.216     0.000      0.574 r
  data arrival time                                                                     0.574

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  core_instance/psum_mem_instance/memory4_reg_32_/CP (EDFQD1)                0.000      0.700 r
  library setup time                                                        -0.125      0.575
  data required time                                                                    0.575
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.575
  data arrival time                                                                    -0.574
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


1
