// Seed: 803422523
module module_0 (
    input uwire id_0
    , id_12,
    input wire id_1,
    input wand id_2,
    output supply0 id_3
    , id_13,
    input wire id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wor id_7,
    input uwire id_8,
    output supply1 id_9,
    output wand id_10
);
  id_14(
      .id_0(id_1 == 1'd0)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7,
    output supply1 id_8
);
  assign id_6 = id_3;
  wire id_10;
  module_0(
      id_1, id_5, id_1, id_8, id_5, id_5, id_6, id_1, id_1, id_8, id_6
  );
  assign id_4 = id_3;
endmodule
