{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765569156219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765569156219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 14:52:36 2025 " "Processing started: Fri Dec 12 14:52:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765569156219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765569156219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcdconultra -c lcdconultra " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcdconultra -c lcdconultra" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765569156219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765569156441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765569156441 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mensaje_Off_LCD.v(160) " "Verilog HDL information at mensaje_Off_LCD.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765569168676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto/mensaje_Off_LCD.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto/mensaje_Off_LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 mensaje_Off_LCD " "Found entity 1: mensaje_Off_LCD" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765569168678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765569168678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto/toplcdultra.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto/toplcdultra.v" { { "Info" "ISGN_ENTITY_NAME" "1 topultralcd " "Found entity 1: topultralcd" {  } { { "proyecto/toplcdultra.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/toplcdultra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765569168679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765569168679 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "hcsr_04_distancia.v(24) " "Verilog HDL Event Control warning at hcsr_04_distancia.v(24): Event Control contains a complex event expression" {  } { { "proyecto/hcsr_04_distancia.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/hcsr_04_distancia.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1765569168680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto/hcsr_04_distancia.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto/hcsr_04_distancia.v" { { "Info" "ISGN_ENTITY_NAME" "1 hcsr04_distancia " "Found entity 1: hcsr04_distancia" {  } { { "proyecto/hcsr_04_distancia.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/hcsr_04_distancia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765569168680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765569168680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topultralcd " "Elaborating entity \"topultralcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765569168737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hcsr04_distancia hcsr04_distancia:uls " "Elaborating entity \"hcsr04_distancia\" for hierarchy \"hcsr04_distancia:uls\"" {  } { { "proyecto/toplcdultra.v" "uls" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/toplcdultra.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765569168739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mensaje_Off_LCD mensaje_Off_LCD:afu " "Elaborating entity \"mensaje_Off_LCD\" for hierarchy \"mensaje_Off_LCD:afu\"" {  } { { "proyecto/toplcdultra.v" "afu" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/toplcdultra.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765569168741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Apagar mensaje_Off_LCD.v(41) " "Verilog HDL or VHDL warning at mensaje_Off_LCD.v(41): object \"Apagar\" assigned a value but never read" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 mensaje_Off_LCD.v(146) " "Verilog HDL assignment warning at mensaje_Off_LCD.v(146): truncated value with size 32 to match size of target (20)" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mensaje_Off_LCD.v(207) " "Verilog HDL assignment warning at mensaje_Off_LCD.v(207): truncated value with size 32 to match size of target (3)" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mensaje_Off_LCD.v(232) " "Verilog HDL assignment warning at mensaje_Off_LCD.v(232): truncated value with size 32 to match size of target (5)" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.data_a 0 mensaje_Off_LCD.v(44) " "Net \"config_mem.data_a\" at mensaje_Off_LCD.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.waddr_a 0 mensaje_Off_LCD.v(44) " "Net \"config_mem.waddr_a\" at mensaje_Off_LCD.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje0.data_a 0 mensaje_Off_LCD.v(45) " "Net \"mensaje0.data_a\" at mensaje_Off_LCD.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje0.waddr_a 0 mensaje_Off_LCD.v(45) " "Net \"mensaje0.waddr_a\" at mensaje_Off_LCD.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje1.data_a 0 mensaje_Off_LCD.v(46) " "Net \"mensaje1.data_a\" at mensaje_Off_LCD.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje1.waddr_a 0 mensaje_Off_LCD.v(46) " "Net \"mensaje1.waddr_a\" at mensaje_Off_LCD.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje2.data_a 0 mensaje_Off_LCD.v(47) " "Net \"mensaje2.data_a\" at mensaje_Off_LCD.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje2.waddr_a 0 mensaje_Off_LCD.v(47) " "Net \"mensaje2.waddr_a\" at mensaje_Off_LCD.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje3.data_a 0 mensaje_Off_LCD.v(48) " "Net \"mensaje3.data_a\" at mensaje_Off_LCD.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje3.waddr_a 0 mensaje_Off_LCD.v(48) " "Net \"mensaje3.waddr_a\" at mensaje_Off_LCD.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168743 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.we_a 0 mensaje_Off_LCD.v(44) " "Net \"config_mem.we_a\" at mensaje_Off_LCD.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168744 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje0.we_a 0 mensaje_Off_LCD.v(45) " "Net \"mensaje0.we_a\" at mensaje_Off_LCD.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168744 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje1.we_a 0 mensaje_Off_LCD.v(46) " "Net \"mensaje1.we_a\" at mensaje_Off_LCD.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168744 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje2.we_a 0 mensaje_Off_LCD.v(47) " "Net \"mensaje2.we_a\" at mensaje_Off_LCD.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168744 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje3.we_a 0 mensaje_Off_LCD.v(48) " "Net \"mensaje3.we_a\" at mensaje_Off_LCD.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "proyecto/mensaje_Off_LCD.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765569168744 "|topultralcd|mensaje_Off_LCD:afu"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mensaje_Off_LCD:afu\|mensaje0 " "RAM logic \"mensaje_Off_LCD:afu\|mensaje0\" is uninferred due to inappropriate RAM size" {  } { { "proyecto/mensaje_Off_LCD.v" "mensaje0" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 45 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765569169055 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mensaje_Off_LCD:afu\|mensaje2 " "RAM logic \"mensaje_Off_LCD:afu\|mensaje2\" is uninferred due to inappropriate RAM size" {  } { { "proyecto/mensaje_Off_LCD.v" "mensaje2" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 47 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765569169055 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mensaje_Off_LCD:afu\|mensaje1 " "RAM logic \"mensaje_Off_LCD:afu\|mensaje1\" is uninferred due to inappropriate RAM size" {  } { { "proyecto/mensaje_Off_LCD.v" "mensaje1" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 46 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765569169055 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mensaje_Off_LCD:afu\|mensaje3 " "RAM logic \"mensaje_Off_LCD:afu\|mensaje3\" is uninferred due to inappropriate RAM size" {  } { { "proyecto/mensaje_Off_LCD.v" "mensaje3" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 48 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765569169055 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mensaje_Off_LCD:afu\|config_mem " "RAM logic \"mensaje_Off_LCD:afu\|config_mem\" is uninferred due to inappropriate RAM size" {  } { { "proyecto/mensaje_Off_LCD.v" "config_mem" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/mensaje_Off_LCD.v" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765569169055 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765569169055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "proyecto/toplcdultra.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/toplcdultra.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765569169536 "|topultralcd|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat\[7\] GND " "Pin \"dat\[7\]\" is stuck at GND" {  } { { "proyecto/toplcdultra.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/toplcdultra.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765569169536 "|topultralcd|dat[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765569169536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765569169658 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765569170796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/output_files/lcdconultra.map.smsg " "Generated suppressed messages file /home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/output_files/lcdconultra.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765569170828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765569170931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765569170931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765569170988 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765569170988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "210 " "Implemented 210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765569170988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765569170988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765569171001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 14:52:50 2025 " "Processing ended: Fri Dec 12 14:52:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765569171001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765569171001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765569171001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765569171001 ""}
