<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="47" />
   <export preferredWidth="274" />
   <inputclock preferredWidth="270" />
   <description preferredWidth="199" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="183" />
   <clocksource preferredWidth="183" />
   <frequency preferredWidth="163" />
  </columns>
 </clocktable>
 <window width="1920" height="1080" x="423" y="13" />
 <library expandedCategories="Library,Project" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
