# Loading project RISHI
vsim work.rishi_tb
# vsim work.rishi_tb 
# Start time: 12:09:59 on Nov 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rishi_tb(rishi_tb_behave)
# Loading work.rishi(rishi_behave)
# Loading work.preprocess(preprocess_behave)
# Loading work.inverter(inverter_behave)
# Loading work.norgate(norgate_behave)
# Loading work.mux(mux_behave)
# Loading work.slice(slice_behave)
# Loading work.andgate(andgate_behave)
# Loading work.dff(dff_behave)
# Loading work.tgate(tgate_behave)
add wave -position insertpoint  \
sim:/rishi_tb/RIS/n \
sim:/rishi_tb/RIS/inputs \
sim:/rishi_tb/RIS/load_gen \
sim:/rishi_tb/RIS/clock \
sim:/rishi_tb/RIS/reset \
sim:/rishi_tb/RIS/track \
sim:/rishi_tb/RIS/outputs \
sim:/rishi_tb/RIS/fs \
sim:/rishi_tb/RIS/track_out \
sim:/rishi_tb/RIS/common_bus_value \
sim:/rishi_tb/RIS/gclock \
sim:/rishi_tb/RIS/O \
sim:/rishi_tb/RIS/ts \
sim:/rishi_tb/RIS/output_buf \
sim:/rishi_tb/RIS/preprocess_out
run -all
quit -sim
# End time: 12:11:44 on Nov 17,2018, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
# Compile of tgate.vhd was successful.
vsim work.rishi_tb
# vsim work.rishi_tb 
# Start time: 12:12:42 on Nov 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rishi_tb(rishi_tb_behave)
# Loading work.rishi(rishi_behave)
# Loading work.preprocess(preprocess_behave)
# Loading work.inverter(inverter_behave)
# Loading work.norgate(norgate_behave)
# Loading work.mux(mux_behave)
# Loading work.slice(slice_behave)
# Loading work.andgate(andgate_behave)
# Loading work.dff(dff_behave)
# Loading work.tgate(tgate_behave)
add wave -position insertpoint  \
sim:/rishi_tb/t_inputs \
sim:/rishi_tb/t_outputs \
sim:/rishi_tb/t_fs \
sim:/rishi_tb/t_load_gen \
sim:/rishi_tb/t_clock \
sim:/rishi_tb/t_reset \
sim:/rishi_tb/t_track \
sim:/rishi_tb/t_track_out \
sim:/rishi_tb/n
run -all
quit -sim
# End time: 12:13:15 on Nov 17,2018, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
