{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639949324981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639949324982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 06:28:44 2021 " "Processing started: Mon Dec 20 06:28:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639949324982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639949324982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639949324982 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639949325143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/main.v 2 2 " "Found 2 design units, including 2 entities, in source file /main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../../main.v" "" { Text "D:/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325163 ""} { "Info" "ISGN_ENTITY_NAME" "2 selector " "Found entity 2: selector" {  } { { "../../main.v" "" { Text "D:/main.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock.v(25) " "Verilog HDL information at clock.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639949325164 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock.v(42) " "Verilog HDL information at clock.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639949325164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock.v 5 5 " "Found 5 design units, including 5 entities, in source file output_files/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1hz " "Found entity 1: clk1hz" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325165 ""} { "Info" "ISGN_ENTITY_NAME" "2 counterN " "Found entity 2: counterN" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325165 ""} { "Info" "ISGN_ENTITY_NAME" "3 counterM " "Found entity 3: counterM" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325165 ""} { "Info" "ISGN_ENTITY_NAME" "4 clk001hz " "Found entity 4: clk001hz" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325165 ""} { "Info" "ISGN_ENTITY_NAME" "5 button " "Found entity 5: button" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/led.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "output_files/led.v" "" { Text "D:/altera/Mainmodule/output_files/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325166 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "stoopwatch.v(37) " "Verilog HDL Module Instantiation warning at stoopwatch.v(37): ignored dangling comma in List of Port Connections" {  } { { "output_files/stoopwatch.v" "" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1639949325167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/stoopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/stoopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "output_files/stoopwatch.v" "" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325167 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainclock.v(49) " "Verilog HDL Module Instantiation warning at mainclock.v(49): ignored dangling comma in List of Port Connections" {  } { { "output_files/mainclock.v" "" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1639949325168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mainclock.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mainclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "output_files/mainclock.v" "" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325168 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "alarm.v(18) " "Verilog HDL Module Instantiation warning at alarm.v(18): ignored dangling comma in List of Port Connections" {  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1639949325169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc alarm.v(17) " "Verilog HDL Implicit Net warning at alarm.v(17): created implicit net for \"tc\"" {  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325169 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stoopwatch.v(24) " "Verilog HDL Instantiation warning at stoopwatch.v(24): instance has no name" {  } { { "output_files/stoopwatch.v" "" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1639949325169 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainclock.v(36) " "Verilog HDL Instantiation warning at mainclock.v(36): instance has no name" {  } { { "output_files/mainclock.v" "" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1639949325170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639949325189 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14..1\] main.v(12) " "Output port \"LEDR\[14..1\]\" at main.v(12) has no driver" {  } { { "../../main.v" "" { Text "D:/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639949325189 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG main.v(11) " "Output port \"LEDG\" at main.v(11) has no driver" {  } { { "../../main.v" "" { Text "D:/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639949325189 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:sel " "Elaborating entity \"selector\" for hierarchy \"selector:sel\"" {  } { { "../../main.v" "sel" { Text "D:/main.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(38) " "Verilog HDL assignment warning at main.v(38): truncated value with size 32 to match size of target (1)" {  } { { "../../main.v" "" { Text "D:/main.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325191 "|main|selector:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(39) " "Verilog HDL assignment warning at main.v(39): truncated value with size 32 to match size of target (1)" {  } { { "../../main.v" "" { Text "D:/main.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325191 "|main|selector:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(40) " "Verilog HDL assignment warning at main.v(40): truncated value with size 32 to match size of target (1)" {  } { { "../../main.v" "" { Text "D:/main.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325191 "|main|selector:sel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button selector:sel\|button:button1 " "Elaborating entity \"button\" for hierarchy \"selector:sel\|button:button1\"" {  } { { "../../main.v" "button1" { Text "D:/main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch selector:sel\|stopwatch:watch " "Elaborating entity \"stopwatch\" for hierarchy \"selector:sel\|stopwatch:watch\"" {  } { { "../../main.v" "watch" { Text "D:/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 stoopwatch.v(39) " "Verilog HDL assignment warning at stoopwatch.v(39): truncated value with size 32 to match size of target (1)" {  } { { "output_files/stoopwatch.v" "" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325194 "|main|selector:sel|stopwatch:watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 stoopwatch.v(45) " "Verilog HDL assignment warning at stoopwatch.v(45): truncated value with size 32 to match size of target (2)" {  } { { "output_files/stoopwatch.v" "" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325195 "|main|selector:sel|stopwatch:watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk001hz selector:sel\|stopwatch:watch\|clk001hz:comb_3 " "Elaborating entity \"clk001hz\" for hierarchy \"selector:sel\|stopwatch:watch\|clk001hz:comb_3\"" {  } { { "output_files/stoopwatch.v" "comb_3" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterN selector:sel\|stopwatch:watch\|clk001hz:comb_3\|counterN:u1 " "Elaborating entity \"counterN\" for hierarchy \"selector:sel\|stopwatch:watch\|clk001hz:comb_3\|counterN:u1\"" {  } { { "output_files/clock.v" "u1" { Text "D:/altera/Mainmodule/output_files/clock.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(29) " "Verilog HDL assignment warning at clock.v(29): truncated value with size 32 to match size of target (20)" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325202 "|main|selector:sel|stopwatch:watch|clk001hz:comb_3|counterN:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led selector:sel\|stopwatch:watch\|led:u1 " "Elaborating entity \"led\" for hierarchy \"selector:sel\|stopwatch:watch\|led:u1\"" {  } { { "output_files/stoopwatch.v" "u1" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterN selector:sel\|stopwatch:watch\|counterN:u5 " "Elaborating entity \"counterN\" for hierarchy \"selector:sel\|stopwatch:watch\|counterN:u5\"" {  } { { "output_files/stoopwatch.v" "u5" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(29) " "Verilog HDL assignment warning at clock.v(29): truncated value with size 32 to match size of target (4)" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325207 "|main|selector:sel|stopwatch:watch|counterN:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterN selector:sel\|stopwatch:watch\|counterN:u8 " "Elaborating entity \"counterN\" for hierarchy \"selector:sel\|stopwatch:watch\|counterN:u8\"" {  } { { "output_files/stoopwatch.v" "u8" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clock.v(29) " "Verilog HDL assignment warning at clock.v(29): truncated value with size 32 to match size of target (3)" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325210 "|main|selector:sel|stopwatch:watch|counterN:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock selector:sel\|clock:clock " "Elaborating entity \"clock\" for hierarchy \"selector:sel\|clock:clock\"" {  } { { "../../main.v" "clock" { Text "D:/main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325211 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode mainclock.v(56) " "Verilog HDL Always Construct warning at mainclock.v(56): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/mainclock.v" "" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639949325212 "|main|selector:sel|clock:clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode mainclock.v(55) " "Verilog HDL Always Construct warning at mainclock.v(55): inferring latch(es) for variable \"mode\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/mainclock.v" "" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639949325212 "|main|selector:sel|clock:clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode mainclock.v(56) " "Inferred latch for \"mode\" at mainclock.v(56)" {  } { { "output_files/mainclock.v" "" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639949325212 "|main|selector:sel|clock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1hz selector:sel\|clock:clock\|clk1hz:comb_3 " "Elaborating entity \"clk1hz\" for hierarchy \"selector:sel\|clock:clock\|clk1hz:comb_3\"" {  } { { "output_files/mainclock.v" "comb_3" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterN selector:sel\|clock:clock\|clk1hz:comb_3\|counterN:u1 " "Elaborating entity \"counterN\" for hierarchy \"selector:sel\|clock:clock\|clk1hz:comb_3\|counterN:u1\"" {  } { { "output_files/clock.v" "u1" { Text "D:/altera/Mainmodule/output_files/clock.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock.v(29) " "Verilog HDL assignment warning at clock.v(29): truncated value with size 32 to match size of target (25)" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325215 "|main|selector:sel|clock:clock|clk1hz:comb_3|counterN:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterN selector:sel\|clock:clock\|counterN:u9 " "Elaborating entity \"counterN\" for hierarchy \"selector:sel\|clock:clock\|counterN:u9\"" {  } { { "output_files/mainclock.v" "u9" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock.v(29) " "Verilog HDL assignment warning at clock.v(29): truncated value with size 32 to match size of target (5)" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325222 "|main|selector:sel|clock:clock|counterN:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm selector:sel\|alarm:alr " "Elaborating entity \"alarm\" for hierarchy \"selector:sel\|alarm:alr\"" {  } { { "../../main.v" "alr" { Text "D:/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterN selector:sel\|alarm:alr\|counterN:u8 " "Elaborating entity \"counterN\" for hierarchy \"selector:sel\|alarm:alr\|counterN:u8\"" {  } { { "output_files/alarm.v" "u8" { Text "D:/altera/Mainmodule/output_files/alarm.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(29) " "Verilog HDL assignment warning at clock.v(29): truncated value with size 32 to match size of target (4)" {  } { { "output_files/clock.v" "" { Text "D:/altera/Mainmodule/output_files/clock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639949325226 "|main|selector:sel|alarm:alr|counterN:u8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 u1 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"u1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "output_files/clock.v" "u1" { Text "D:/altera/Mainmodule/output_files/clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1639949325246 "|main|selector:sel|clock:clock|clk1hz:comb_3|counterN:u1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 u1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"u1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "output_files/clock.v" "u1" { Text "D:/altera/Mainmodule/output_files/clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1639949325247 "|main|selector:sel|clock:clock|clk1hz:comb_3|counterN:u1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "selector:sel\|clock:clock\|bcd\[4\] " "Net \"selector:sel\|clock:clock\|bcd\[4\]\" is missing source, defaulting to GND" {  } { { "output_files/mainclock.v" "bcd\[4\]" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639949325250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "selector:sel\|clock:clock\|bcd10\[4\] " "Net \"selector:sel\|clock:clock\|bcd10\[4\]\" is missing source, defaulting to GND" {  } { { "output_files/mainclock.v" "bcd10\[4\]" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639949325250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "selector:sel\|clock:clock\|bcd10\[3\] " "Net \"selector:sel\|clock:clock\|bcd10\[3\]\" is missing source, defaulting to GND" {  } { { "output_files/mainclock.v" "bcd10\[3\]" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639949325250 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639949325250 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selector:sel\|clock:clock\|comb~synth " "Found clock multiplexer selector:sel\|clock:clock\|comb~synth" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639949325351 "|main|selector:sel|clock:clock|comb"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selector:sel\|clock:clock\|comb~synth " "Found clock multiplexer selector:sel\|clock:clock\|comb~synth" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639949325351 "|main|selector:sel|clock:clock|comb"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1639949325351 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "selector:sel\|alarm:alr\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"selector:sel\|alarm:alr\|Mod0\"" {  } { { "output_files/alarm.v" "Mod0" { Text "D:/altera/Mainmodule/output_files/alarm.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325534 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "selector:sel\|alarm:alr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"selector:sel\|alarm:alr\|Div0\"" {  } { { "output_files/alarm.v" "Div0" { Text "D:/altera/Mainmodule/output_files/alarm.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325534 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "selector:sel\|alarm:alr\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"selector:sel\|alarm:alr\|Mod1\"" {  } { { "output_files/alarm.v" "Mod1" { Text "D:/altera/Mainmodule/output_files/alarm.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325534 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "selector:sel\|clock:clock\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"selector:sel\|clock:clock\|Mod0\"" {  } { { "output_files/mainclock.v" "Mod0" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325534 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "selector:sel\|alarm:alr\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"selector:sel\|alarm:alr\|Div1\"" {  } { { "output_files/alarm.v" "Div1" { Text "D:/altera/Mainmodule/output_files/alarm.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325534 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "selector:sel\|clock:clock\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"selector:sel\|clock:clock\|Div0\"" {  } { { "output_files/mainclock.v" "Div0" { Text "D:/altera/Mainmodule/output_files/mainclock.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325534 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639949325534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "selector:sel\|alarm:alr\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"selector:sel\|alarm:alr\|lpm_divide:Mod0\"" {  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "selector:sel\|alarm:alr\|lpm_divide:Mod0 " "Instantiated megafunction \"selector:sel\|alarm:alr\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325553 ""}  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639949325553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "D:/altera/Mainmodule/db/lpm_divide_j9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/altera/Mainmodule/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "D:/altera/Mainmodule/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/altera/Mainmodule/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/altera/Mainmodule/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "selector:sel\|alarm:alr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"selector:sel\|alarm:alr\|lpm_divide:Div0\"" {  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "selector:sel\|alarm:alr\|lpm_divide:Div0 " "Instantiated megafunction \"selector:sel\|alarm:alr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325674 ""}  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639949325674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "D:/altera/Mainmodule/db/lpm_divide_ghm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639949325709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639949325709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "selector:sel\|alarm:alr\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"selector:sel\|alarm:alr\|lpm_divide:Mod1\"" {  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "selector:sel\|alarm:alr\|lpm_divide:Mod1 " "Instantiated megafunction \"selector:sel\|alarm:alr\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325716 ""}  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639949325716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "selector:sel\|alarm:alr\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"selector:sel\|alarm:alr\|lpm_divide:Div1\"" {  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949325728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "selector:sel\|alarm:alr\|lpm_divide:Div1 " "Instantiated megafunction \"selector:sel\|alarm:alr\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639949325728 ""}  } { { "output_files/alarm.v" "" { Text "D:/altera/Mainmodule/output_files/alarm.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639949325728 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "29 " "29 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639949325867 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/stoopwatch.v" "" { Text "D:/altera/Mainmodule/output_files/stoopwatch.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1639949325881 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1639949325881 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../../main.v" "" { Text "D:/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639949326007 "|main|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639949326007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639949326090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/Mainmodule/output_files/main.map.smsg " "Generated suppressed messages file D:/altera/Mainmodule/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639949326411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639949326517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326517 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../main.v" "" { Text "D:/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639949326554 "|main|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1639949326554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "584 " "Implemented 584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639949326554 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639949326554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "494 " "Implemented 494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639949326554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639949326554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639949326572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 06:28:46 2021 " "Processing ended: Mon Dec 20 06:28:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639949326572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639949326572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639949326572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639949326572 ""}
