ARM GAS  /tmp/cciT4MkT.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"lv_printf.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._out_buffer,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_out_buffer:
  26              	.LVL0:
  27              	.LFB0:
  28              		.file 1 "Middlewares/lvgl/src/misc/lv_printf.c"
   1:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
   2:Middlewares/lvgl/src/misc/lv_printf.c **** // \author (c) Marco Paland (info@paland.com)
   3:Middlewares/lvgl/src/misc/lv_printf.c **** //             2014-2019, PALANDesign Hannover, Germany
   4:Middlewares/lvgl/src/misc/lv_printf.c **** //
   5:Middlewares/lvgl/src/misc/lv_printf.c **** // \license The MIT License (MIT)
   6:Middlewares/lvgl/src/misc/lv_printf.c **** //
   7:Middlewares/lvgl/src/misc/lv_printf.c **** // Permission is hereby granted, free of charge, to any person obtaining a copy
   8:Middlewares/lvgl/src/misc/lv_printf.c **** // of this software and associated documentation files (the "Software"), to deal
   9:Middlewares/lvgl/src/misc/lv_printf.c **** // in the Software without restriction, including without limitation the rights
  10:Middlewares/lvgl/src/misc/lv_printf.c **** // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:Middlewares/lvgl/src/misc/lv_printf.c **** // copies of the Software, and to permit persons to whom the Software is
  12:Middlewares/lvgl/src/misc/lv_printf.c **** // furnished to do so, subject to the following conditions:
  13:Middlewares/lvgl/src/misc/lv_printf.c **** //
  14:Middlewares/lvgl/src/misc/lv_printf.c **** // The above copyright notice and this permission notice shall be included in
  15:Middlewares/lvgl/src/misc/lv_printf.c **** // all copies or substantial portions of the Software.
  16:Middlewares/lvgl/src/misc/lv_printf.c **** //
  17:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:Middlewares/lvgl/src/misc/lv_printf.c **** // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:Middlewares/lvgl/src/misc/lv_printf.c **** // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:Middlewares/lvgl/src/misc/lv_printf.c **** // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:Middlewares/lvgl/src/misc/lv_printf.c **** // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:Middlewares/lvgl/src/misc/lv_printf.c **** // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE.
  24:Middlewares/lvgl/src/misc/lv_printf.c **** //
  25:Middlewares/lvgl/src/misc/lv_printf.c **** // \brief Tiny printf, sprintf and (v)snprintf implementation, optimized for speed on
  26:Middlewares/lvgl/src/misc/lv_printf.c **** //        embedded systems with a very limited resources. These routines are thread
  27:Middlewares/lvgl/src/misc/lv_printf.c **** //        safe and reentrant!
  28:Middlewares/lvgl/src/misc/lv_printf.c **** //        Use this instead of the bloated standard/newlib printf cause these use
  29:Middlewares/lvgl/src/misc/lv_printf.c **** //        malloc for printf (and may not be thread safe).
  30:Middlewares/lvgl/src/misc/lv_printf.c **** //
ARM GAS  /tmp/cciT4MkT.s 			page 2


  31:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  32:Middlewares/lvgl/src/misc/lv_printf.c **** 
  33:Middlewares/lvgl/src/misc/lv_printf.c **** /*Original repository: https://github.com/mpaland/printf*/
  34:Middlewares/lvgl/src/misc/lv_printf.c **** 
  35:Middlewares/lvgl/src/misc/lv_printf.c **** #include "lv_printf.h"
  36:Middlewares/lvgl/src/misc/lv_printf.c **** 
  37:Middlewares/lvgl/src/misc/lv_printf.c **** #if LV_SPRINTF_CUSTOM == 0
  38:Middlewares/lvgl/src/misc/lv_printf.c **** 
  39:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdbool.h>
  40:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdint.h>
  41:Middlewares/lvgl/src/misc/lv_printf.c **** 
  42:Middlewares/lvgl/src/misc/lv_printf.c **** #define PRINTF_DISABLE_SUPPORT_FLOAT    (!LV_SPRINTF_USE_FLOAT)
  43:Middlewares/lvgl/src/misc/lv_printf.c **** 
  44:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ntoa' conversion buffer size, this must be big enough to hold one converted
  45:Middlewares/lvgl/src/misc/lv_printf.c **** // numeric number including padded zeros (dynamically created on stack)
  46:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  47:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_NTOA_BUFFER_SIZE
  48:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_NTOA_BUFFER_SIZE    32U
  49:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  50:Middlewares/lvgl/src/misc/lv_printf.c **** 
  51:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ftoa' conversion buffer size, this must be big enough to hold one converted
  52:Middlewares/lvgl/src/misc/lv_printf.c **** // float number including padded zeros (dynamically created on stack)
  53:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  54:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_FTOA_BUFFER_SIZE
  55:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_FTOA_BUFFER_SIZE    32U
  56:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  57:Middlewares/lvgl/src/misc/lv_printf.c **** 
  58:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the floating point type (%f)
  59:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  60:Middlewares/lvgl/src/misc/lv_printf.c **** #if !PRINTF_DISABLE_SUPPORT_FLOAT
  61:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_FLOAT
  62:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  63:Middlewares/lvgl/src/misc/lv_printf.c **** 
  64:Middlewares/lvgl/src/misc/lv_printf.c **** // support for exponential floating point notation (%e/%g)
  65:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  66:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_EXPONENTIAL
  67:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_EXPONENTIAL
  68:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  69:Middlewares/lvgl/src/misc/lv_printf.c **** 
  70:Middlewares/lvgl/src/misc/lv_printf.c **** // define the default floating point precision
  71:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 6 digits
  72:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DEFAULT_FLOAT_PRECISION
  73:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_DEFAULT_FLOAT_PRECISION 6U
  74:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  75:Middlewares/lvgl/src/misc/lv_printf.c **** 
  76:Middlewares/lvgl/src/misc/lv_printf.c **** // define the largest float suitable to print with %f
  77:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 1e9
  78:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_MAX_FLOAT
  79:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_MAX_FLOAT 1e9
  80:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  81:Middlewares/lvgl/src/misc/lv_printf.c **** 
  82:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the long long types (%llu or %p)
  83:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  84:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_LONG_LONG
  85:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_LONG_LONG
  86:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  87:Middlewares/lvgl/src/misc/lv_printf.c **** 
ARM GAS  /tmp/cciT4MkT.s 			page 3


  88:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the ptrdiff_t type (%t)
  89:Middlewares/lvgl/src/misc/lv_printf.c **** // ptrdiff_t is normally defined in <stddef.h> as long or long long type
  90:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  91:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_PTRDIFF_T
  92:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_PTRDIFF_T
  93:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  94:Middlewares/lvgl/src/misc/lv_printf.c **** 
  95:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  96:Middlewares/lvgl/src/misc/lv_printf.c **** 
  97:Middlewares/lvgl/src/misc/lv_printf.c **** // internal flag definitions
  98:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ZEROPAD   (1U <<  0U)
  99:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LEFT      (1U <<  1U)
 100:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PLUS      (1U <<  2U)
 101:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SPACE     (1U <<  3U)
 102:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_HASH      (1U <<  4U)
 103:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_UPPERCASE (1U <<  5U)
 104:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_CHAR      (1U <<  6U)
 105:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SHORT     (1U <<  7U)
 106:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG      (1U <<  8U)
 107:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG_LONG (1U <<  9U)
 108:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PRECISION (1U << 10U)
 109:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ADAPT_EXP (1U << 11U)
 110:Middlewares/lvgl/src/misc/lv_printf.c **** 
 111:Middlewares/lvgl/src/misc/lv_printf.c **** // import float.h for DBL_MAX
 112:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 113:Middlewares/lvgl/src/misc/lv_printf.c ****     #include <float.h>
 114:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 115:Middlewares/lvgl/src/misc/lv_printf.c **** 
 116:Middlewares/lvgl/src/misc/lv_printf.c **** // output function type
 117:Middlewares/lvgl/src/misc/lv_printf.c **** typedef void (*out_fct_type)(char character, void * buffer, size_t idx, size_t maxlen);
 118:Middlewares/lvgl/src/misc/lv_printf.c **** 
 119:Middlewares/lvgl/src/misc/lv_printf.c **** // wrapper (used as buffer) for output function type
 120:Middlewares/lvgl/src/misc/lv_printf.c **** typedef struct {
 121:Middlewares/lvgl/src/misc/lv_printf.c ****     void (*fct)(char character, void * arg);
 122:Middlewares/lvgl/src/misc/lv_printf.c ****     void * arg;
 123:Middlewares/lvgl/src/misc/lv_printf.c **** } out_fct_wrap_type;
 124:Middlewares/lvgl/src/misc/lv_printf.c **** 
 125:Middlewares/lvgl/src/misc/lv_printf.c **** // internal buffer output
 126:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_buffer(char character, void * buffer, size_t idx, size_t maxlen)
 127:Middlewares/lvgl/src/misc/lv_printf.c **** {
  29              		.loc 1 127 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 128:Middlewares/lvgl/src/misc/lv_printf.c ****     if(idx < maxlen) {
  34              		.loc 1 128 5 view .LVU1
  35              		.loc 1 128 7 is_stmt 0 view .LVU2
  36 0000 9A42     		cmp	r2, r3
  37 0002 00D2     		bcs	.L1
 129:Middlewares/lvgl/src/misc/lv_printf.c ****         ((char *)buffer)[idx] = character;
  38              		.loc 1 129 9 is_stmt 1 view .LVU3
  39              		.loc 1 129 31 is_stmt 0 view .LVU4
  40 0004 8854     		strb	r0, [r1, r2]
  41              	.L1:
 130:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 131:Middlewares/lvgl/src/misc/lv_printf.c **** }
ARM GAS  /tmp/cciT4MkT.s 			page 4


  42              		.loc 1 131 1 view .LVU5
  43 0006 7047     		bx	lr
  44              		.cfi_endproc
  45              	.LFE0:
  47              		.section	.text._out_null,"ax",%progbits
  48              		.align	1
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv4-sp-d16
  54              	_out_null:
  55              	.LVL1:
  56              	.LFB1:
 132:Middlewares/lvgl/src/misc/lv_printf.c **** 
 133:Middlewares/lvgl/src/misc/lv_printf.c **** // internal null output
 134:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_null(char character, void * buffer, size_t idx, size_t maxlen)
 135:Middlewares/lvgl/src/misc/lv_printf.c **** {
  57              		.loc 1 135 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
 136:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)character;
  62              		.loc 1 136 5 view .LVU7
 137:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)buffer;
  63              		.loc 1 137 5 view .LVU8
 138:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)idx;
  64              		.loc 1 138 5 view .LVU9
 139:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)maxlen;
  65              		.loc 1 139 5 view .LVU10
 140:Middlewares/lvgl/src/misc/lv_printf.c **** }
  66              		.loc 1 140 1 is_stmt 0 view .LVU11
  67 0000 7047     		bx	lr
  68              		.cfi_endproc
  69              	.LFE1:
  71              		.section	.text._atoi,"ax",%progbits
  72              		.align	1
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  76              		.fpu fpv4-sp-d16
  78              	_atoi:
  79              	.LVL2:
  80              	.LFB4:
 141:Middlewares/lvgl/src/misc/lv_printf.c **** 
 142:Middlewares/lvgl/src/misc/lv_printf.c **** // internal secure strlen
 143:Middlewares/lvgl/src/misc/lv_printf.c **** // \return The length of the string (excluding the terminating 0) limited by 'maxsize'
 144:Middlewares/lvgl/src/misc/lv_printf.c **** static inline unsigned int _strnlen_s(const char * str, size_t maxsize)
 145:Middlewares/lvgl/src/misc/lv_printf.c **** {
 146:Middlewares/lvgl/src/misc/lv_printf.c ****     const char * s;
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     for(s = str; *s && maxsize--; ++s);
 148:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 149:Middlewares/lvgl/src/misc/lv_printf.c **** }
 150:Middlewares/lvgl/src/misc/lv_printf.c **** 
 151:Middlewares/lvgl/src/misc/lv_printf.c **** // internal test if char is a digit (0-9)
 152:Middlewares/lvgl/src/misc/lv_printf.c **** // \return true if char is a digit
 153:Middlewares/lvgl/src/misc/lv_printf.c **** static inline bool _is_digit(char ch)
ARM GAS  /tmp/cciT4MkT.s 			page 5


 154:Middlewares/lvgl/src/misc/lv_printf.c **** {
 155:Middlewares/lvgl/src/misc/lv_printf.c ****     return (ch >= '0') && (ch <= '9');
 156:Middlewares/lvgl/src/misc/lv_printf.c **** }
 157:Middlewares/lvgl/src/misc/lv_printf.c **** 
 158:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ASCII string to unsigned int conversion
 159:Middlewares/lvgl/src/misc/lv_printf.c **** static unsigned int _atoi(const char ** str)
 160:Middlewares/lvgl/src/misc/lv_printf.c **** {
  81              		.loc 1 160 1 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86              		.loc 1 160 1 is_stmt 0 view .LVU13
  87 0000 0146     		mov	r1, r0
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  88              		.loc 1 161 5 is_stmt 1 view .LVU14
  89              	.LVL3:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
  90              		.loc 1 162 5 view .LVU15
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  91              		.loc 1 161 18 is_stmt 0 view .LVU16
  92 0002 0020     		movs	r0, #0
  93              	.LVL4:
  94              		.loc 1 162 10 view .LVU17
  95 0004 07E0     		b	.L5
  96              	.LVL5:
  97              	.L6:
 163:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
  98              		.loc 1 163 9 is_stmt 1 view .LVU18
  99              		.loc 1 163 15 is_stmt 0 view .LVU19
 100 0006 00EB8000 		add	r0, r0, r0, lsl #2
 101              	.LVL6:
 102              		.loc 1 163 46 view .LVU20
 103 000a 531C     		adds	r3, r2, #1
 104 000c 0B60     		str	r3, [r1]
 105              		.loc 1 163 38 view .LVU21
 106 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 107              		.loc 1 163 21 view .LVU22
 108 0010 03EB4000 		add	r0, r3, r0, lsl #1
 109              		.loc 1 163 11 view .LVU23
 110 0014 3038     		subs	r0, r0, #48
 111              	.LVL7:
 112              	.L5:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 113              		.loc 1 162 10 is_stmt 1 view .LVU24
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 114              		.loc 1 162 22 is_stmt 0 view .LVU25
 115 0016 0A68     		ldr	r2, [r1]
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 116              		.loc 1 162 11 view .LVU26
 117 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 118              	.LVL8:
 119              	.LBB19:
 120              	.LBI19:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 121              		.loc 1 153 20 is_stmt 1 view .LVU27
 122              	.LBB20:
ARM GAS  /tmp/cciT4MkT.s 			page 6


 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 123              		.loc 1 155 5 view .LVU28
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 124              		.loc 1 155 24 is_stmt 0 view .LVU29
 125 001a 303B     		subs	r3, r3, #48
 126              	.LVL9:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 127              		.loc 1 155 24 view .LVU30
 128 001c DBB2     		uxtb	r3, r3
 129              	.LVL10:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 130              		.loc 1 155 24 view .LVU31
 131              	.LBE20:
 132              	.LBE19:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
 133              		.loc 1 162 10 view .LVU32
 134 001e 092B     		cmp	r3, #9
 135 0020 F1D9     		bls	.L6
 164:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 165:Middlewares/lvgl/src/misc/lv_printf.c ****     return i;
 136              		.loc 1 165 5 is_stmt 1 view .LVU33
 166:Middlewares/lvgl/src/misc/lv_printf.c **** }
 137              		.loc 1 166 1 is_stmt 0 view .LVU34
 138 0022 7047     		bx	lr
 139              		.cfi_endproc
 140              	.LFE4:
 142              		.section	.text._out_rev,"ax",%progbits
 143              		.align	1
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv4-sp-d16
 149              	_out_rev:
 150              	.LVL11:
 151              	.LFB5:
 167:Middlewares/lvgl/src/misc/lv_printf.c **** 
 168:Middlewares/lvgl/src/misc/lv_printf.c **** // output the specified string in reverse, taking care of any zero-padding
 169:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _out_rev(out_fct_type out, char * buffer, size_t idx, size_t maxlen, const char * buf
 170:Middlewares/lvgl/src/misc/lv_printf.c ****                        unsigned int width, unsigned int flags)
 171:Middlewares/lvgl/src/misc/lv_printf.c **** {
 152              		.loc 1 171 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 16, pretend = 0, frame = 8
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		.loc 1 171 1 is_stmt 0 view .LVU36
 157 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 158              	.LCFI0:
 159              		.cfi_def_cfa_offset 36
 160              		.cfi_offset 4, -36
 161              		.cfi_offset 5, -32
 162              		.cfi_offset 6, -28
 163              		.cfi_offset 7, -24
 164              		.cfi_offset 8, -20
 165              		.cfi_offset 9, -16
 166              		.cfi_offset 10, -12
 167              		.cfi_offset 11, -8
 168              		.cfi_offset 14, -4
ARM GAS  /tmp/cciT4MkT.s 			page 7


 169 0004 83B0     		sub	sp, sp, #12
 170              	.LCFI1:
 171              		.cfi_def_cfa_offset 48
 172 0006 0546     		mov	r5, r0
 173 0008 0E46     		mov	r6, r1
 174 000a 9346     		mov	fp, r2
 175 000c 1F46     		mov	r7, r3
 176 000e DDF830A0 		ldr	r10, [sp, #48]
 177 0012 0D9C     		ldr	r4, [sp, #52]
 178 0014 DDF83890 		ldr	r9, [sp, #56]
 172:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 179              		.loc 1 172 5 is_stmt 1 view .LVU37
 180              	.LVL12:
 173:Middlewares/lvgl/src/misc/lv_printf.c **** 
 174:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad spaces up to given width
 175:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 181              		.loc 1 175 5 view .LVU38
 182              		.loc 1 175 7 is_stmt 0 view .LVU39
 183 0018 0F9B     		ldr	r3, [sp, #60]
 184              	.LVL13:
 185              		.loc 1 175 7 view .LVU40
 186 001a 13F0030F 		tst	r3, #3
 187 001e 19D1     		bne	.L9
 188              	.LBB21:
 176:Middlewares/lvgl/src/misc/lv_printf.c ****         size_t i;
 177:Middlewares/lvgl/src/misc/lv_printf.c ****         for(i = len; i < width; i++) {
 189              		.loc 1 177 15 view .LVU41
 190 0020 A046     		mov	r8, r4
 191              	.LBE21:
 192 0022 0192     		str	r2, [sp, #4]
 193              	.LVL14:
 194              	.L8:
 195              	.LBB22:
 196              		.loc 1 177 22 is_stmt 1 discriminator 1 view .LVU42
 197              		.loc 1 177 9 is_stmt 0 discriminator 1 view .LVU43
 198 0024 C845     		cmp	r8, r9
 199 0026 09D2     		bcs	.L19
 178:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 200              		.loc 1 178 13 is_stmt 1 discriminator 3 view .LVU44
 201 0028 02F1010B 		add	fp, r2, #1
 202              	.LVL15:
 203              		.loc 1 178 13 is_stmt 0 discriminator 3 view .LVU45
 204 002c 3B46     		mov	r3, r7
 205 002e 3146     		mov	r1, r6
 206 0030 2020     		movs	r0, #32
 207 0032 A847     		blx	r5
 208              	.LVL16:
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 209              		.loc 1 177 33 is_stmt 1 discriminator 3 view .LVU46
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 210              		.loc 1 177 34 is_stmt 0 discriminator 3 view .LVU47
 211 0034 08F10108 		add	r8, r8, #1
 212              	.LVL17:
 213              		.loc 1 178 13 discriminator 3 view .LVU48
 214 0038 5A46     		mov	r2, fp
 215 003a F3E7     		b	.L8
 216              	.LVL18:
ARM GAS  /tmp/cciT4MkT.s 			page 8


 217              	.L19:
 218              		.loc 1 178 13 discriminator 3 view .LVU49
 219 003c DDF804B0 		ldr	fp, [sp, #4]
 220 0040 08E0     		b	.L9
 221              	.LVL19:
 222              	.L12:
 223              		.loc 1 178 13 discriminator 3 view .LVU50
 224              	.LBE22:
 179:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 180:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 181:Middlewares/lvgl/src/misc/lv_printf.c **** 
 182:Middlewares/lvgl/src/misc/lv_printf.c ****     // reverse string
 183:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len) {
 184:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 225              		.loc 1 184 9 is_stmt 1 view .LVU51
 226 0042 013C     		subs	r4, r4, #1
 227              	.LVL20:
 228              		.loc 1 184 9 is_stmt 0 view .LVU52
 229 0044 02F10108 		add	r8, r2, #1
 230              	.LVL21:
 231              		.loc 1 184 9 view .LVU53
 232 0048 3B46     		mov	r3, r7
 233 004a 3146     		mov	r1, r6
 234 004c 1AF80400 		ldrb	r0, [r10, r4]	@ zero_extendqisi2
 235 0050 A847     		blx	r5
 236              	.LVL22:
 237 0052 4246     		mov	r2, r8
 238              	.LVL23:
 239              	.L9:
 183:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 240              		.loc 1 183 10 is_stmt 1 view .LVU54
 241 0054 002C     		cmp	r4, #0
 242 0056 F4D1     		bne	.L12
 185:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 186:Middlewares/lvgl/src/misc/lv_printf.c **** 
 187:Middlewares/lvgl/src/misc/lv_printf.c ****     // append pad spaces up to given width
 188:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_LEFT) {
 243              		.loc 1 188 5 view .LVU55
 244              		.loc 1 188 7 is_stmt 0 view .LVU56
 245 0058 0F9B     		ldr	r3, [sp, #60]
 246 005a 13F0020F 		tst	r3, #2
 247 005e 03D1     		bne	.L13
 248              	.LVL24:
 249              	.L7:
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 190:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 191:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 192:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 193:Middlewares/lvgl/src/misc/lv_printf.c **** 
 194:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 195:Middlewares/lvgl/src/misc/lv_printf.c **** }
 250              		.loc 1 195 1 view .LVU57
 251 0060 1046     		mov	r0, r2
 252 0062 03B0     		add	sp, sp, #12
 253              	.LCFI2:
 254              		.cfi_remember_state
 255              		.cfi_def_cfa_offset 36
ARM GAS  /tmp/cciT4MkT.s 			page 9


 256              		@ sp needed
 257 0064 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 258              	.LVL25:
 259              	.L13:
 260              	.LCFI3:
 261              		.cfi_restore_state
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 262              		.loc 1 189 14 is_stmt 1 view .LVU58
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 263              		.loc 1 189 19 is_stmt 0 view .LVU59
 264 0068 A2EB0B03 		sub	r3, r2, fp
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 265              		.loc 1 189 14 view .LVU60
 266 006c 4B45     		cmp	r3, r9
 267 006e F7D2     		bcs	.L7
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 268              		.loc 1 190 13 is_stmt 1 view .LVU61
 269 0070 541C     		adds	r4, r2, #1
 270              	.LVL26:
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 271              		.loc 1 190 13 is_stmt 0 view .LVU62
 272 0072 3B46     		mov	r3, r7
 273 0074 3146     		mov	r1, r6
 274 0076 2020     		movs	r0, #32
 275 0078 A847     		blx	r5
 276              	.LVL27:
 277 007a 2246     		mov	r2, r4
 278 007c F4E7     		b	.L13
 279              		.cfi_endproc
 280              	.LFE5:
 282              		.section	.text._ntoa_format,"ax",%progbits
 283              		.align	1
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 287              		.fpu fpv4-sp-d16
 289              	_ntoa_format:
 290              	.LVL28:
 291              	.LFB6:
 196:Middlewares/lvgl/src/misc/lv_printf.c **** 
 197:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa format
 198:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_format(out_fct_type out, char * buffer, size_t idx, size_t maxlen, char * buf, 
 199:Middlewares/lvgl/src/misc/lv_printf.c ****                            bool negative, unsigned int base, unsigned int prec, unsigned int width,
 200:Middlewares/lvgl/src/misc/lv_printf.c **** {
 292              		.loc 1 200 1 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 28, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		.loc 1 200 1 is_stmt 0 view .LVU64
 297 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 298              	.LCFI4:
 299              		.cfi_def_cfa_offset 28
 300              		.cfi_offset 4, -28
 301              		.cfi_offset 5, -24
 302              		.cfi_offset 6, -20
 303              		.cfi_offset 7, -16
 304              		.cfi_offset 8, -12
ARM GAS  /tmp/cciT4MkT.s 			page 10


 305              		.cfi_offset 9, -8
 306              		.cfi_offset 14, -4
 307 0004 85B0     		sub	sp, sp, #20
 308              	.LCFI5:
 309              		.cfi_def_cfa_offset 48
 310 0006 0C9D     		ldr	r5, [sp, #48]
 311 0008 0D9C     		ldr	r4, [sp, #52]
 312 000a 9DF83890 		ldrb	r9, [sp, #56]	@ zero_extendqisi2
 313 000e DDF83C80 		ldr	r8, [sp, #60]
 314 0012 DDF840E0 		ldr	lr, [sp, #64]
 315 0016 119F     		ldr	r7, [sp, #68]
 316 0018 129E     		ldr	r6, [sp, #72]
 201:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 202:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT)) {
 317              		.loc 1 202 5 is_stmt 1 view .LVU65
 318              		.loc 1 202 7 is_stmt 0 view .LVU66
 319 001a 16F0020F 		tst	r6, #2
 320 001e 21D1     		bne	.L21
 203:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) 
 321              		.loc 1 203 9 is_stmt 1 view .LVU67
 322              		.loc 1 203 11 is_stmt 0 view .LVU68
 323 0020 7FB1     		cbz	r7, .L24
 324              		.loc 1 203 18 discriminator 1 view .LVU69
 325 0022 16F0010F 		tst	r6, #1
 326 0026 0CD0     		beq	.L24
 327              		.loc 1 203 45 discriminator 2 view .LVU70
 328 0028 B9F1000F 		cmp	r9, #0
 329 002c 02D1     		bne	.L23
 330              		.loc 1 203 58 discriminator 3 view .LVU71
 331 002e 16F00C0F 		tst	r6, #12
 332 0032 06D0     		beq	.L24
 333              	.L23:
 204:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 334              		.loc 1 204 13 is_stmt 1 view .LVU72
 335              		.loc 1 204 18 is_stmt 0 view .LVU73
 336 0034 013F     		subs	r7, r7, #1
 337              	.LVL29:
 338              		.loc 1 204 18 view .LVU74
 339 0036 04E0     		b	.L24
 340              	.LVL30:
 341              	.L26:
 205:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 206:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 207:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 342              		.loc 1 207 13 is_stmt 1 view .LVU75
 343              		.loc 1 207 24 is_stmt 0 view .LVU76
 344 0038 4FF0300C 		mov	ip, #48
 345 003c 05F804C0 		strb	ip, [r5, r4]
 346              		.loc 1 207 20 view .LVU77
 347 0040 0134     		adds	r4, r4, #1
 348              	.LVL31:
 349              	.L24:
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 350              		.loc 1 206 14 is_stmt 1 view .LVU78
 351 0042 7445     		cmp	r4, lr
 352 0044 01D2     		bcs	.L27
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
ARM GAS  /tmp/cciT4MkT.s 			page 11


 353              		.loc 1 206 28 is_stmt 0 discriminator 1 view .LVU79
 354 0046 1F2C     		cmp	r4, #31
 355 0048 F6D9     		bls	.L26
 356              	.L27:
 208:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 209:Middlewares/lvgl/src/misc/lv_printf.c ****         while((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 357              		.loc 1 209 14 is_stmt 1 view .LVU80
 358 004a 16F0010F 		tst	r6, #1
 359 004e 09D0     		beq	.L21
 360              		.loc 1 209 39 is_stmt 0 discriminator 1 view .LVU81
 361 0050 BC42     		cmp	r4, r7
 362 0052 07D2     		bcs	.L21
 363              		.loc 1 209 56 discriminator 2 view .LVU82
 364 0054 1F2C     		cmp	r4, #31
 365 0056 05D8     		bhi	.L21
 210:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 366              		.loc 1 210 13 is_stmt 1 view .LVU83
 367              	.LVL32:
 368              		.loc 1 210 24 is_stmt 0 view .LVU84
 369 0058 4FF0300C 		mov	ip, #48
 370 005c 05F804C0 		strb	ip, [r5, r4]
 371              		.loc 1 210 20 view .LVU85
 372 0060 0134     		adds	r4, r4, #1
 373              	.LVL33:
 374              		.loc 1 210 20 view .LVU86
 375 0062 F2E7     		b	.L27
 376              	.LVL34:
 377              	.L21:
 211:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 212:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 213:Middlewares/lvgl/src/misc/lv_printf.c **** 
 214:Middlewares/lvgl/src/misc/lv_printf.c ****     // handle hash
 215:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_HASH) {
 378              		.loc 1 215 5 is_stmt 1 view .LVU87
 379              		.loc 1 215 7 is_stmt 0 view .LVU88
 380 0064 16F0100F 		tst	r6, #16
 381 0068 17D0     		beq	.L29
 216:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 382              		.loc 1 216 9 is_stmt 1 view .LVU89
 383              		.loc 1 216 11 is_stmt 0 view .LVU90
 384 006a 16F4806F 		tst	r6, #1024
 385 006e 04D1     		bne	.L30
 386              		.loc 1 216 39 discriminator 1 view .LVU91
 387 0070 1CB1     		cbz	r4, .L30
 388              		.loc 1 216 46 discriminator 2 view .LVU92
 389 0072 7445     		cmp	r4, lr
 390 0074 24D0     		beq	.L31
 391              		.loc 1 216 64 discriminator 3 view .LVU93
 392 0076 BC42     		cmp	r4, r7
 393 0078 22D0     		beq	.L31
 394              	.L30:
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             len--;
 218:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 219:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 220:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 221:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 222:Middlewares/lvgl/src/misc/lv_printf.c ****         if((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
ARM GAS  /tmp/cciT4MkT.s 			page 12


 395              		.loc 1 222 9 is_stmt 1 view .LVU94
 396              		.loc 1 222 11 is_stmt 0 view .LVU95
 397 007a B8F1100F 		cmp	r8, #16
 398 007e 2BD0     		beq	.L41
 399              	.L32:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 224:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 225:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 400              		.loc 1 225 14 is_stmt 1 view .LVU96
 401              		.loc 1 225 16 is_stmt 0 view .LVU97
 402 0080 B8F1100F 		cmp	r8, #16
 403 0084 33D0     		beq	.L42
 404              	.L34:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 227:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 228:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 405              		.loc 1 228 14 is_stmt 1 view .LVU98
 406              		.loc 1 228 16 is_stmt 0 view .LVU99
 407 0086 B8F1020F 		cmp	r8, #2
 408 008a 3BD0     		beq	.L43
 409              	.L33:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 230:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 231:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_NTOA_BUFFER_SIZE) {
 410              		.loc 1 231 9 is_stmt 1 view .LVU100
 411              		.loc 1 231 11 is_stmt 0 view .LVU101
 412 008c 1F2C     		cmp	r4, #31
 413 008e 04D8     		bhi	.L29
 232:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 414              		.loc 1 232 13 is_stmt 1 view .LVU102
 415              	.LVL35:
 416              		.loc 1 232 24 is_stmt 0 view .LVU103
 417 0090 4FF0300C 		mov	ip, #48
 418 0094 05F804C0 		strb	ip, [r5, r4]
 419              		.loc 1 232 20 view .LVU104
 420 0098 0134     		adds	r4, r4, #1
 421              	.LVL36:
 422              	.L29:
 233:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 234:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 235:Middlewares/lvgl/src/misc/lv_printf.c **** 
 236:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_NTOA_BUFFER_SIZE) {
 423              		.loc 1 236 5 is_stmt 1 view .LVU105
 424              		.loc 1 236 7 is_stmt 0 view .LVU106
 425 009a 1F2C     		cmp	r4, #31
 426 009c 07D8     		bhi	.L35
 237:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 427              		.loc 1 237 9 is_stmt 1 view .LVU107
 428              		.loc 1 237 11 is_stmt 0 view .LVU108
 429 009e B9F1000F 		cmp	r9, #0
 430 00a2 37D0     		beq	.L36
 238:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 431              		.loc 1 238 13 is_stmt 1 view .LVU109
 432              	.LVL37:
 433              		.loc 1 238 24 is_stmt 0 view .LVU110
 434 00a4 4FF02D0C 		mov	ip, #45
 435 00a8 05F804C0 		strb	ip, [r5, r4]
ARM GAS  /tmp/cciT4MkT.s 			page 13


 436              		.loc 1 238 20 view .LVU111
 437 00ac 0134     		adds	r4, r4, #1
 438              	.LVL38:
 439              	.L35:
 239:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 240:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 241:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 242:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 243:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 244:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 245:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 246:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 247:Middlewares/lvgl/src/misc/lv_printf.c **** 
 248:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 440              		.loc 1 248 5 is_stmt 1 view .LVU112
 441              		.loc 1 248 12 is_stmt 0 view .LVU113
 442 00ae 0396     		str	r6, [sp, #12]
 443 00b0 0297     		str	r7, [sp, #8]
 444 00b2 0194     		str	r4, [sp, #4]
 445 00b4 0095     		str	r5, [sp]
 446 00b6 FFF7FEFF 		bl	_out_rev
 447              	.LVL39:
 249:Middlewares/lvgl/src/misc/lv_printf.c **** }
 448              		.loc 1 249 1 view .LVU114
 449 00ba 05B0     		add	sp, sp, #20
 450              	.LCFI6:
 451              		.cfi_remember_state
 452              		.cfi_def_cfa_offset 28
 453              		@ sp needed
 454 00bc BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 455              	.LVL40:
 456              	.L31:
 457              	.LCFI7:
 458              		.cfi_restore_state
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 459              		.loc 1 217 13 is_stmt 1 view .LVU115
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 460              		.loc 1 218 13 view .LVU116
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 461              		.loc 1 218 15 is_stmt 0 view .LVU117
 462 00c0 B4F1010C 		subs	ip, r4, #1
 463              	.LVL41:
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 464              		.loc 1 218 15 view .LVU118
 465 00c4 06D0     		beq	.L38
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 466              		.loc 1 218 20 discriminator 1 view .LVU119
 467 00c6 B8F1100F 		cmp	r8, #16
 468 00ca 01D0     		beq	.L44
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 469              		.loc 1 217 16 view .LVU120
 470 00cc 6446     		mov	r4, ip
 471 00ce D4E7     		b	.L30
 472              	.L44:
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 473              		.loc 1 219 17 is_stmt 1 view .LVU121
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
ARM GAS  /tmp/cciT4MkT.s 			page 14


 474              		.loc 1 219 20 is_stmt 0 view .LVU122
 475 00d0 023C     		subs	r4, r4, #2
 476              	.LVL42:
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 477              		.loc 1 219 20 view .LVU123
 478 00d2 D2E7     		b	.L30
 479              	.LVL43:
 480              	.L38:
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 481              		.loc 1 217 16 view .LVU124
 482 00d4 6446     		mov	r4, ip
 483 00d6 D0E7     		b	.L30
 484              	.LVL44:
 485              	.L41:
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 486              		.loc 1 222 26 discriminator 1 view .LVU125
 487 00d8 16F0200F 		tst	r6, #32
 488 00dc D0D1     		bne	.L32
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 489              		.loc 1 222 56 discriminator 2 view .LVU126
 490 00de 1F2C     		cmp	r4, #31
 491 00e0 CED8     		bhi	.L32
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 492              		.loc 1 223 13 is_stmt 1 view .LVU127
 493              	.LVL45:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 494              		.loc 1 223 24 is_stmt 0 view .LVU128
 495 00e2 4FF0780C 		mov	ip, #120
 496 00e6 05F804C0 		strb	ip, [r5, r4]
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 497              		.loc 1 223 20 view .LVU129
 498 00ea 0134     		adds	r4, r4, #1
 499              	.LVL46:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 500              		.loc 1 223 24 view .LVU130
 501 00ec CEE7     		b	.L33
 502              	.L42:
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 503              		.loc 1 225 31 discriminator 1 view .LVU131
 504 00ee 16F0200F 		tst	r6, #32
 505 00f2 C8D0     		beq	.L34
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 506              		.loc 1 225 60 discriminator 2 view .LVU132
 507 00f4 1F2C     		cmp	r4, #31
 508 00f6 C6D8     		bhi	.L34
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 509              		.loc 1 226 13 is_stmt 1 view .LVU133
 510              	.LVL47:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 511              		.loc 1 226 24 is_stmt 0 view .LVU134
 512 00f8 4FF0580C 		mov	ip, #88
 513 00fc 05F804C0 		strb	ip, [r5, r4]
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 514              		.loc 1 226 20 view .LVU135
 515 0100 0134     		adds	r4, r4, #1
 516              	.LVL48:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/cciT4MkT.s 			page 15


 517              		.loc 1 226 24 view .LVU136
 518 0102 C3E7     		b	.L33
 519              	.L43:
 228:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 520              		.loc 1 228 30 discriminator 1 view .LVU137
 521 0104 1F2C     		cmp	r4, #31
 522 0106 C1D8     		bhi	.L33
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 523              		.loc 1 229 13 is_stmt 1 view .LVU138
 524              	.LVL49:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 525              		.loc 1 229 24 is_stmt 0 view .LVU139
 526 0108 4FF0620C 		mov	ip, #98
 527 010c 05F804C0 		strb	ip, [r5, r4]
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 528              		.loc 1 229 20 view .LVU140
 529 0110 0134     		adds	r4, r4, #1
 530              	.LVL50:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 531              		.loc 1 229 20 view .LVU141
 532 0112 BBE7     		b	.L33
 533              	.L36:
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 534              		.loc 1 240 14 is_stmt 1 view .LVU142
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 535              		.loc 1 240 16 is_stmt 0 view .LVU143
 536 0114 16F0040F 		tst	r6, #4
 537 0118 05D0     		beq	.L37
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 538              		.loc 1 241 13 is_stmt 1 view .LVU144
 539              	.LVL51:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 540              		.loc 1 241 24 is_stmt 0 view .LVU145
 541 011a 4FF02B0C 		mov	ip, #43
 542 011e 05F804C0 		strb	ip, [r5, r4]
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 543              		.loc 1 241 20 view .LVU146
 544 0122 0134     		adds	r4, r4, #1
 545              	.LVL52:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 546              		.loc 1 241 20 view .LVU147
 547 0124 C3E7     		b	.L35
 548              	.L37:
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 549              		.loc 1 243 14 is_stmt 1 view .LVU148
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 550              		.loc 1 243 16 is_stmt 0 view .LVU149
 551 0126 16F0080F 		tst	r6, #8
 552 012a C0D0     		beq	.L35
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 553              		.loc 1 244 13 is_stmt 1 view .LVU150
 554              	.LVL53:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 555              		.loc 1 244 24 is_stmt 0 view .LVU151
 556 012c 4FF0200C 		mov	ip, #32
 557 0130 05F804C0 		strb	ip, [r5, r4]
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/cciT4MkT.s 			page 16


 558              		.loc 1 244 20 view .LVU152
 559 0134 0134     		adds	r4, r4, #1
 560              	.LVL54:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 561              		.loc 1 244 20 view .LVU153
 562 0136 BAE7     		b	.L35
 563              		.cfi_endproc
 564              	.LFE6:
 566              		.section	.text._ntoa_long,"ax",%progbits
 567              		.align	1
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
 571              		.fpu fpv4-sp-d16
 573              	_ntoa_long:
 574              	.LVL55:
 575              	.LFB7:
 250:Middlewares/lvgl/src/misc/lv_printf.c **** 
 251:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long' type
 252:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned long 
 253:Middlewares/lvgl/src/misc/lv_printf.c ****                          unsigned long base, unsigned int prec, unsigned int width, unsigned int fl
 254:Middlewares/lvgl/src/misc/lv_printf.c **** {
 576              		.loc 1 254 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 24, pretend = 0, frame = 32
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		.loc 1 254 1 is_stmt 0 view .LVU155
 581 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 582              	.LCFI8:
 583              		.cfi_def_cfa_offset 24
 584              		.cfi_offset 4, -24
 585              		.cfi_offset 5, -20
 586              		.cfi_offset 6, -16
 587              		.cfi_offset 7, -12
 588              		.cfi_offset 8, -8
 589              		.cfi_offset 14, -4
 590 0004 90B0     		sub	sp, sp, #64
 591              	.LCFI9:
 592              		.cfi_def_cfa_offset 88
 593 0006 169C     		ldr	r4, [sp, #88]
 594 0008 189D     		ldr	r5, [sp, #96]
 595 000a 1B9E     		ldr	r6, [sp, #108]
 255:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 596              		.loc 1 255 5 is_stmt 1 view .LVU156
 256:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 597              		.loc 1 256 5 view .LVU157
 598              	.LVL56:
 257:Middlewares/lvgl/src/misc/lv_printf.c **** 
 258:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 259:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 599              		.loc 1 259 5 view .LVU158
 600              		.loc 1 259 7 is_stmt 0 view .LVU159
 601 000c 0CB9     		cbnz	r4, .L46
 260:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 602              		.loc 1 260 9 is_stmt 1 view .LVU160
 603              		.loc 1 260 15 is_stmt 0 view .LVU161
 604 000e 26F01006 		bic	r6, r6, #16
ARM GAS  /tmp/cciT4MkT.s 			page 17


 605              	.LVL57:
 606              	.L46:
 261:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 262:Middlewares/lvgl/src/misc/lv_printf.c **** 
 263:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 264:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 607              		.loc 1 264 5 is_stmt 1 view .LVU162
 608              		.loc 1 264 7 is_stmt 0 view .LVU163
 609 0012 16F4806E 		ands	lr, r6, #1024
 610 0016 16D0     		beq	.L52
 611              		.loc 1 264 35 discriminator 1 view .LVU164
 612 0018 64B3     		cbz	r4, .L53
 613 001a 4FF0000E 		mov	lr, #0
 614 001e 12E0     		b	.L52
 615              	.LVL58:
 616              	.L57:
 617              	.LBB23:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 618              		.loc 1 267 24 discriminator 1 view .LVU165
 619 0020 0CF1300C 		add	ip, ip, #48
 620              	.LVL59:
 621              		.loc 1 267 24 discriminator 1 view .LVU166
 622 0024 5FFA8CFC 		uxtb	ip, ip
 623              	.LVL60:
 624              	.L50:
 625              		.loc 1 267 20 discriminator 8 view .LVU167
 626 0028 0EF10107 		add	r7, lr, #1
 627              	.LVL61:
 628              		.loc 1 267 24 discriminator 8 view .LVU168
 629 002c 0DF14008 		add	r8, sp, #64
 630 0030 C644     		add	lr, lr, r8
 631 0032 0EF820CC 		strb	ip, [lr, #-32]
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 632              		.loc 1 268 13 is_stmt 1 discriminator 8 view .LVU169
 633              		.loc 1 268 19 is_stmt 0 discriminator 8 view .LVU170
 634 0036 B4FBF5FC 		udiv	ip, r4, r5
 635              	.LVL62:
 636              		.loc 1 268 19 discriminator 8 view .LVU171
 637              	.LBE23:
 269:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 638              		.loc 1 269 16 is_stmt 1 discriminator 8 view .LVU172
 639              		.loc 1 269 9 is_stmt 0 discriminator 8 view .LVU173
 640 003a AC42     		cmp	r4, r5
 641 003c 1BD3     		bcc	.L48
 642              		.loc 1 269 23 discriminator 1 view .LVU174
 643 003e 1F2F     		cmp	r7, #31
 644 0040 19D8     		bhi	.L48
 645              	.LBB24:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 646              		.loc 1 267 20 view .LVU175
 647 0042 BE46     		mov	lr, r7
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 648              		.loc 1 268 19 view .LVU176
 649 0044 6446     		mov	r4, ip
 650              	.LVL63:
ARM GAS  /tmp/cciT4MkT.s 			page 18


 651              	.L52:
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 652              		.loc 1 268 19 view .LVU177
 653              	.LBE24:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 654              		.loc 1 265 9 is_stmt 1 view .LVU178
 655              	.LBB25:
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 656              		.loc 1 266 13 view .LVU179
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 657              		.loc 1 266 45 is_stmt 0 view .LVU180
 658 0046 B4FBF5FC 		udiv	ip, r4, r5
 659 004a 05FB1C4C 		mls	ip, r5, ip, r4
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 660              		.loc 1 266 24 view .LVU181
 661 004e 5FFA8CFC 		uxtb	ip, ip
 662              	.LVL64:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 663              		.loc 1 267 13 is_stmt 1 view .LVU182
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 664              		.loc 1 267 24 is_stmt 0 view .LVU183
 665 0052 BCF1090F 		cmp	ip, #9
 666 0056 E3D9     		bls	.L57
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 667              		.loc 1 267 91 discriminator 2 view .LVU184
 668 0058 16F0200F 		tst	r6, #32
 669 005c 08D0     		beq	.L54
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 670              		.loc 1 267 91 view .LVU185
 671 005e 4127     		movs	r7, #65
 672              	.L51:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 673              		.loc 1 267 91 discriminator 7 view .LVU186
 674 0060 BC44     		add	ip, ip, r7
 675              	.LVL65:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 676              		.loc 1 267 91 discriminator 7 view .LVU187
 677 0062 5FFA8CFC 		uxtb	ip, ip
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 678              		.loc 1 267 24 discriminator 7 view .LVU188
 679 0066 ACF10A0C 		sub	ip, ip, #10
 680 006a 5FFA8CFC 		uxtb	ip, ip
 681 006e DBE7     		b	.L50
 682              	.LVL66:
 683              	.L54:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 684              		.loc 1 267 91 view .LVU189
 685 0070 6127     		movs	r7, #97
 686 0072 F5E7     		b	.L51
 687              	.LVL67:
 688              	.L53:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 689              		.loc 1 267 91 view .LVU190
 690              	.LBE25:
 256:Middlewares/lvgl/src/misc/lv_printf.c **** 
 691              		.loc 1 256 12 view .LVU191
 692 0074 2746     		mov	r7, r4
ARM GAS  /tmp/cciT4MkT.s 			page 19


 693              	.LVL68:
 694              	.L48:
 270:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 271:Middlewares/lvgl/src/misc/lv_printf.c **** 
 272:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 695              		.loc 1 272 5 is_stmt 1 view .LVU192
 696              		.loc 1 272 12 is_stmt 0 view .LVU193
 697 0076 0696     		str	r6, [sp, #24]
 698 0078 1A9C     		ldr	r4, [sp, #104]
 699 007a 0594     		str	r4, [sp, #20]
 700 007c 199C     		ldr	r4, [sp, #100]
 701 007e 0494     		str	r4, [sp, #16]
 702 0080 0395     		str	r5, [sp, #12]
 703 0082 9DF85C40 		ldrb	r4, [sp, #92]	@ zero_extendqisi2
 704 0086 0294     		str	r4, [sp, #8]
 705 0088 0197     		str	r7, [sp, #4]
 706 008a 08AC     		add	r4, sp, #32
 707 008c 0094     		str	r4, [sp]
 708 008e FFF7FEFF 		bl	_ntoa_format
 709              	.LVL69:
 273:Middlewares/lvgl/src/misc/lv_printf.c **** }
 710              		.loc 1 273 1 view .LVU194
 711 0092 10B0     		add	sp, sp, #64
 712              	.LCFI10:
 713              		.cfi_def_cfa_offset 24
 714              		@ sp needed
 715 0094 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 716              		.loc 1 273 1 view .LVU195
 717              		.cfi_endproc
 718              	.LFE7:
 720              		.global	__aeabi_uldivmod
 721              		.section	.text._ntoa_long_long,"ax",%progbits
 722              		.align	1
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 726              		.fpu fpv4-sp-d16
 728              	_ntoa_long_long:
 729              	.LVL70:
 730              	.LFB8:
 274:Middlewares/lvgl/src/misc/lv_printf.c **** 
 275:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long long' type
 276:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 277:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned 
 278:Middlewares/lvgl/src/misc/lv_printf.c ****                               bool negative, unsigned long long base, unsigned int prec, unsigned i
 279:Middlewares/lvgl/src/misc/lv_printf.c **** {
 731              		.loc 1 279 1 is_stmt 1 view -0
 732              		.cfi_startproc
 733              		@ args = 36, pretend = 0, frame = 48
 734              		@ frame_needed = 0, uses_anonymous_args = 0
 735              		.loc 1 279 1 is_stmt 0 view .LVU197
 736 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 737              	.LCFI11:
 738              		.cfi_def_cfa_offset 36
 739              		.cfi_offset 4, -36
 740              		.cfi_offset 5, -32
 741              		.cfi_offset 6, -28
ARM GAS  /tmp/cciT4MkT.s 			page 20


 742              		.cfi_offset 7, -24
 743              		.cfi_offset 8, -20
 744              		.cfi_offset 9, -16
 745              		.cfi_offset 10, -12
 746              		.cfi_offset 11, -8
 747              		.cfi_offset 14, -4
 748 0004 95B0     		sub	sp, sp, #84
 749              	.LCFI12:
 750              		.cfi_def_cfa_offset 120
 751 0006 0990     		str	r0, [sp, #36]
 752 0008 0A91     		str	r1, [sp, #40]
 753 000a 0B92     		str	r2, [sp, #44]
 754 000c 9B46     		mov	fp, r3
 755 000e 1E9D     		ldr	r5, [sp, #120]
 756 0010 1F9E     		ldr	r6, [sp, #124]
 757 0012 229F     		ldr	r7, [sp, #136]
 758 0014 DDF88C80 		ldr	r8, [sp, #140]
 759 0018 DDF898A0 		ldr	r10, [sp, #152]
 280:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 760              		.loc 1 280 5 is_stmt 1 view .LVU198
 281:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 761              		.loc 1 281 5 view .LVU199
 762              	.LVL71:
 282:Middlewares/lvgl/src/misc/lv_printf.c **** 
 283:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 284:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 763              		.loc 1 284 5 view .LVU200
 764              		.loc 1 284 7 is_stmt 0 view .LVU201
 765 001c 55EA0603 		orrs	r3, r5, r6
 766              	.LVL72:
 767              		.loc 1 284 7 view .LVU202
 768 0020 01D1     		bne	.L59
 285:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 769              		.loc 1 285 9 is_stmt 1 view .LVU203
 770              		.loc 1 285 15 is_stmt 0 view .LVU204
 771 0022 2AF0100A 		bic	r10, r10, #16
 772              	.LVL73:
 773              	.L59:
 286:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 287:Middlewares/lvgl/src/misc/lv_printf.c **** 
 288:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 289:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 774              		.loc 1 289 5 is_stmt 1 view .LVU205
 775              		.loc 1 289 7 is_stmt 0 view .LVU206
 776 0026 1AF48064 		ands	r4, r10, #1024
 777 002a 1DD0     		beq	.L65
 778              		.loc 1 289 35 discriminator 1 view .LVU207
 779 002c 55EA0603 		orrs	r3, r5, r6
 780 0030 2ED0     		beq	.L66
 781 0032 0024     		movs	r4, #0
 782 0034 18E0     		b	.L65
 783              	.LVL74:
 784              	.L72:
 785              	.LBB26:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
ARM GAS  /tmp/cciT4MkT.s 			page 21


 786              		.loc 1 292 24 discriminator 1 view .LVU208
 787 0036 03F13002 		add	r2, r3, #48
 788 003a D2B2     		uxtb	r2, r2
 789              	.L63:
 790              		.loc 1 292 20 discriminator 8 view .LVU209
 791 003c 04F10109 		add	r9, r4, #1
 792              	.LVL75:
 793              		.loc 1 292 24 discriminator 8 view .LVU210
 794 0040 14AB     		add	r3, sp, #80
 795              	.LVL76:
 796              		.loc 1 292 24 discriminator 8 view .LVU211
 797 0042 1C44     		add	r4, r4, r3
 798 0044 04F8202C 		strb	r2, [r4, #-32]
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 799              		.loc 1 293 13 is_stmt 1 discriminator 8 view .LVU212
 800              		.loc 1 293 19 is_stmt 0 discriminator 8 view .LVU213
 801 0048 3A46     		mov	r2, r7
 802 004a 4346     		mov	r3, r8
 803 004c 2846     		mov	r0, r5
 804 004e 3146     		mov	r1, r6
 805 0050 FFF7FEFF 		bl	__aeabi_uldivmod
 806              	.LVL77:
 807              		.loc 1 293 19 discriminator 8 view .LVU214
 808              	.LBE26:
 294:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 809              		.loc 1 294 16 is_stmt 1 discriminator 8 view .LVU215
 810              		.loc 1 294 9 is_stmt 0 discriminator 8 view .LVU216
 811 0054 BD42     		cmp	r5, r7
 812 0056 76EB0803 		sbcs	r3, r6, r8
 813 005a 1BD3     		bcc	.L61
 814              		.loc 1 294 23 discriminator 1 view .LVU217
 815 005c B9F11F0F 		cmp	r9, #31
 816 0060 18D8     		bhi	.L61
 817              	.LBB27:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 818              		.loc 1 292 20 view .LVU218
 819 0062 4C46     		mov	r4, r9
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 820              		.loc 1 293 19 view .LVU219
 821 0064 0546     		mov	r5, r0
 822 0066 0E46     		mov	r6, r1
 823              	.LVL78:
 824              	.L65:
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 825              		.loc 1 293 19 view .LVU220
 826              	.LBE27:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 827              		.loc 1 290 9 is_stmt 1 view .LVU221
 828              	.LBB28:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 829              		.loc 1 291 13 view .LVU222
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 830              		.loc 1 291 45 is_stmt 0 view .LVU223
 831 0068 3A46     		mov	r2, r7
 832 006a 4346     		mov	r3, r8
 833 006c 2846     		mov	r0, r5
 834 006e 3146     		mov	r1, r6
ARM GAS  /tmp/cciT4MkT.s 			page 22


 835 0070 FFF7FEFF 		bl	__aeabi_uldivmod
 836              	.LVL79:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 837              		.loc 1 291 24 view .LVU224
 838 0074 D3B2     		uxtb	r3, r2
 839              	.LVL80:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 840              		.loc 1 292 13 is_stmt 1 view .LVU225
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 841              		.loc 1 292 24 is_stmt 0 view .LVU226
 842 0076 092B     		cmp	r3, #9
 843 0078 DDD9     		bls	.L72
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 844              		.loc 1 292 91 discriminator 2 view .LVU227
 845 007a 1AF0200F 		tst	r10, #32
 846 007e 05D0     		beq	.L67
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 847              		.loc 1 292 91 view .LVU228
 848 0080 4122     		movs	r2, #65
 849              	.L64:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 850              		.loc 1 292 91 discriminator 7 view .LVU229
 851 0082 1A44     		add	r2, r2, r3
 852 0084 D2B2     		uxtb	r2, r2
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 853              		.loc 1 292 24 discriminator 7 view .LVU230
 854 0086 0A3A     		subs	r2, r2, #10
 855 0088 D2B2     		uxtb	r2, r2
 856 008a D7E7     		b	.L63
 857              	.L67:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 858              		.loc 1 292 91 view .LVU231
 859 008c 6122     		movs	r2, #97
 860 008e F8E7     		b	.L64
 861              	.LVL81:
 862              	.L66:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 863              		.loc 1 292 91 view .LVU232
 864              	.LBE28:
 281:Middlewares/lvgl/src/misc/lv_printf.c **** 
 865              		.loc 1 281 12 view .LVU233
 866 0090 4FF00009 		mov	r9, #0
 867              	.LVL82:
 868              	.L61:
 295:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 296:Middlewares/lvgl/src/misc/lv_printf.c **** 
 297:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 869              		.loc 1 297 5 is_stmt 1 view .LVU234
 870              		.loc 1 297 12 is_stmt 0 view .LVU235
 871 0094 CDF818A0 		str	r10, [sp, #24]
 872 0098 259B     		ldr	r3, [sp, #148]
 873 009a 0593     		str	r3, [sp, #20]
 874 009c 249B     		ldr	r3, [sp, #144]
 875 009e 0493     		str	r3, [sp, #16]
 876 00a0 0397     		str	r7, [sp, #12]
 877 00a2 9DF88030 		ldrb	r3, [sp, #128]	@ zero_extendqisi2
 878 00a6 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cciT4MkT.s 			page 23


 879 00a8 CDF80490 		str	r9, [sp, #4]
 880 00ac 0CAB     		add	r3, sp, #48
 881 00ae 0093     		str	r3, [sp]
 882 00b0 5B46     		mov	r3, fp
 883 00b2 0B9A     		ldr	r2, [sp, #44]
 884 00b4 0A99     		ldr	r1, [sp, #40]
 885 00b6 0998     		ldr	r0, [sp, #36]
 886 00b8 FFF7FEFF 		bl	_ntoa_format
 887              	.LVL83:
 298:Middlewares/lvgl/src/misc/lv_printf.c **** }
 888              		.loc 1 298 1 view .LVU236
 889 00bc 15B0     		add	sp, sp, #84
 890              	.LCFI13:
 891              		.cfi_def_cfa_offset 36
 892              		@ sp needed
 893 00be BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 894              		.loc 1 298 1 view .LVU237
 895              		.cfi_endproc
 896              	.LFE8:
 898              		.section	.text._vsnprintf,"ax",%progbits
 899              		.align	1
 900              		.syntax unified
 901              		.thumb
 902              		.thumb_func
 903              		.fpu fpv4-sp-d16
 905              	_vsnprintf:
 906              	.LVL84:
 907              	.LFB9:
 299:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_LONG_LONG
 300:Middlewares/lvgl/src/misc/lv_printf.c **** 
 301:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 302:Middlewares/lvgl/src/misc/lv_printf.c **** 
 303:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 304:Middlewares/lvgl/src/misc/lv_printf.c **** // forward declaration so that _ftoa can switch to exp notation for values > PRINTF_MAX_FLOAT
 305:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 306:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags);
 307:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 308:Middlewares/lvgl/src/misc/lv_printf.c **** 
 309:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa for fixed decimal floating point
 310:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ftoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 311:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 312:Middlewares/lvgl/src/misc/lv_printf.c **** {
 313:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_FTOA_BUFFER_SIZE];
 314:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len  = 0U;
 315:Middlewares/lvgl/src/misc/lv_printf.c ****     double diff = 0.0;
 316:Middlewares/lvgl/src/misc/lv_printf.c **** 
 317:Middlewares/lvgl/src/misc/lv_printf.c ****     // powers of 10
 318:Middlewares/lvgl/src/misc/lv_printf.c ****     static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 
 319:Middlewares/lvgl/src/misc/lv_printf.c **** 
 320:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for special values
 321:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value != value)
 322:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 323:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < -DBL_MAX)
 324:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 325:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value > DBL_MAX)
 326:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & F
 327:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags);
ARM GAS  /tmp/cciT4MkT.s 			page 24


 328:Middlewares/lvgl/src/misc/lv_printf.c **** 
 329:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for very large values
 330:Middlewares/lvgl/src/misc/lv_printf.c ****     // standard printf behavior is to print EVERY whole number digit -- which could be 100s of char
 331:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 332:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 333:Middlewares/lvgl/src/misc/lv_printf.c ****         return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 334:Middlewares/lvgl/src/misc/lv_printf.c **** #else
 335:Middlewares/lvgl/src/misc/lv_printf.c ****         return 0U;
 336:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 337:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 338:Middlewares/lvgl/src/misc/lv_printf.c **** 
 339:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for negative
 340:Middlewares/lvgl/src/misc/lv_printf.c ****     bool negative = false;
 341:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < 0) {
 342:Middlewares/lvgl/src/misc/lv_printf.c ****         negative = true;
 343:Middlewares/lvgl/src/misc/lv_printf.c ****         value = 0 - value;
 344:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 345:Middlewares/lvgl/src/misc/lv_printf.c **** 
 346:Middlewares/lvgl/src/misc/lv_printf.c ****     // set default precision, if not set explicitly
 347:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 348:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 349:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 350:Middlewares/lvgl/src/misc/lv_printf.c ****     // limit precision to 9, cause a prec >= 10 can lead to overflow errors
 351:Middlewares/lvgl/src/misc/lv_printf.c ****     while((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 352:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = '0';
 353:Middlewares/lvgl/src/misc/lv_printf.c ****         prec--;
 354:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 355:Middlewares/lvgl/src/misc/lv_printf.c **** 
 356:Middlewares/lvgl/src/misc/lv_printf.c ****     int whole = (int)value;
 357:Middlewares/lvgl/src/misc/lv_printf.c ****     double tmp = (value - whole) * pow10[prec];
 358:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned long frac = (unsigned long)tmp;
 359:Middlewares/lvgl/src/misc/lv_printf.c ****     diff = tmp - frac;
 360:Middlewares/lvgl/src/misc/lv_printf.c **** 
 361:Middlewares/lvgl/src/misc/lv_printf.c ****     if(diff > 0.5) {
 362:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 363:Middlewares/lvgl/src/misc/lv_printf.c ****         // handle rollover, e.g. case 0.99 with prec 1 is 1.0
 364:Middlewares/lvgl/src/misc/lv_printf.c ****         if(frac >= pow10[prec]) {
 365:Middlewares/lvgl/src/misc/lv_printf.c ****             frac = 0;
 366:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 367:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 368:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 369:Middlewares/lvgl/src/misc/lv_printf.c ****     else if(diff < 0.5) {
 370:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 371:Middlewares/lvgl/src/misc/lv_printf.c ****     else if((frac == 0U) || (frac & 1U)) {
 372:Middlewares/lvgl/src/misc/lv_printf.c ****         // if halfway, round up if odd OR if last digit is 0
 373:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 374:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 375:Middlewares/lvgl/src/misc/lv_printf.c **** 
 376:Middlewares/lvgl/src/misc/lv_printf.c ****     if(prec == 0U) {
 377:Middlewares/lvgl/src/misc/lv_printf.c ****         diff = value - (double)whole;
 378:Middlewares/lvgl/src/misc/lv_printf.c ****         if((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 379:Middlewares/lvgl/src/misc/lv_printf.c ****             // exactly 0.5 and ODD, then round up
 380:Middlewares/lvgl/src/misc/lv_printf.c ****             // 1.5 -> 2, but 2.5 -> 2
 381:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 382:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 383:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 384:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
ARM GAS  /tmp/cciT4MkT.s 			page 25


 385:Middlewares/lvgl/src/misc/lv_printf.c ****         unsigned int count = prec;
 386:Middlewares/lvgl/src/misc/lv_printf.c ****         // now do fractional part, as an unsigned number
 387:Middlewares/lvgl/src/misc/lv_printf.c ****         while(len < PRINTF_FTOA_BUFFER_SIZE) {
 388:Middlewares/lvgl/src/misc/lv_printf.c ****             --count;
 389:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = (char)(48U + (frac % 10U));
 390:Middlewares/lvgl/src/misc/lv_printf.c ****             if(!(frac /= 10U)) {
 391:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 392:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 393:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 394:Middlewares/lvgl/src/misc/lv_printf.c ****         // add extra 0s
 395:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 396:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 397:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 398:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_FTOA_BUFFER_SIZE) {
 399:Middlewares/lvgl/src/misc/lv_printf.c ****             // add decimal
 400:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '.';
 401:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 402:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 403:Middlewares/lvgl/src/misc/lv_printf.c **** 
 404:Middlewares/lvgl/src/misc/lv_printf.c ****     // do whole part, number is reversed
 405:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len < PRINTF_FTOA_BUFFER_SIZE) {
 406:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = (char)(48 + (whole % 10));
 407:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(whole /= 10)) {
 408:Middlewares/lvgl/src/misc/lv_printf.c ****             break;
 409:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 410:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 411:Middlewares/lvgl/src/misc/lv_printf.c **** 
 412:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 413:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 414:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 415:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 416:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 417:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 418:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 419:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 420:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 421:Middlewares/lvgl/src/misc/lv_printf.c **** 
 422:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_FTOA_BUFFER_SIZE) {
 423:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 424:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 425:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 426:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 427:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 428:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 429:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 430:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 431:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 432:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 433:Middlewares/lvgl/src/misc/lv_printf.c **** 
 434:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 435:Middlewares/lvgl/src/misc/lv_printf.c **** }
 436:Middlewares/lvgl/src/misc/lv_printf.c **** 
 437:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 438:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.ja
 439:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 440:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 441:Middlewares/lvgl/src/misc/lv_printf.c **** {
ARM GAS  /tmp/cciT4MkT.s 			page 26


 442:Middlewares/lvgl/src/misc/lv_printf.c ****     // check for NaN and special values
 443:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 444:Middlewares/lvgl/src/misc/lv_printf.c ****         return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 445:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 446:Middlewares/lvgl/src/misc/lv_printf.c **** 
 447:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the sign
 448:Middlewares/lvgl/src/misc/lv_printf.c ****     const bool negative = value < 0;
 449:Middlewares/lvgl/src/misc/lv_printf.c ****     if(negative) {
 450:Middlewares/lvgl/src/misc/lv_printf.c ****         value = -value;
 451:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 452:Middlewares/lvgl/src/misc/lv_printf.c **** 
 453:Middlewares/lvgl/src/misc/lv_printf.c ****     // default precision
 454:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 455:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 456:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 457:Middlewares/lvgl/src/misc/lv_printf.c **** 
 458:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the decimal exponent
 459:Middlewares/lvgl/src/misc/lv_printf.c ****     // based on the algorithm by David Gay (https://www.ampl.com/netlib/fp/dtoa.c)
 460:Middlewares/lvgl/src/misc/lv_printf.c ****     union {
 461:Middlewares/lvgl/src/misc/lv_printf.c ****         uint64_t U;
 462:Middlewares/lvgl/src/misc/lv_printf.c ****         double   F;
 463:Middlewares/lvgl/src/misc/lv_printf.c ****     } conv;
 464:Middlewares/lvgl/src/misc/lv_printf.c **** 
 465:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F = value;
 466:Middlewares/lvgl/src/misc/lv_printf.c ****     int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 467:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is
 468:Middlewares/lvgl/src/misc/lv_printf.c ****     // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
 469:Middlewares/lvgl/src/misc/lv_printf.c ****     int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602
 470:Middlewares/lvgl/src/misc/lv_printf.c ****     // now we want to compute 10^expval but we want to be sure it won't overflow
 471:Middlewares/lvgl/src/misc/lv_printf.c ****     exp2 = (int)(expval * 3.321928094887362 + 0.5);
 472:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 473:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z2 = z * z;
 474:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (uint64_t)(exp2 + 1023) << 52U;
 475:Middlewares/lvgl/src/misc/lv_printf.c ****     // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_func
 476:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 477:Middlewares/lvgl/src/misc/lv_printf.c ****     // correct for rounding errors
 478:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < conv.F) {
 479:Middlewares/lvgl/src/misc/lv_printf.c ****         expval--;
 480:Middlewares/lvgl/src/misc/lv_printf.c ****         conv.F /= 10;
 481:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 482:Middlewares/lvgl/src/misc/lv_printf.c **** 
 483:Middlewares/lvgl/src/misc/lv_printf.c ****     // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
 484:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 485:Middlewares/lvgl/src/misc/lv_printf.c **** 
 486:Middlewares/lvgl/src/misc/lv_printf.c ****     // in "%g" mode, "prec" is the number of *significant figures* not decimals
 487:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_ADAPT_EXP) {
 488:Middlewares/lvgl/src/misc/lv_printf.c ****         // do we want to fall-back to "%f" mode?
 489:Middlewares/lvgl/src/misc/lv_printf.c ****         if((value >= 1e-4) && (value < 1e6)) {
 490:Middlewares/lvgl/src/misc/lv_printf.c ****             if((int)prec > expval) {
 491:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = (unsigned)((int)prec - expval - 1);
 492:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 493:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 494:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = 0;
 495:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 496:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 497:Middlewares/lvgl/src/misc/lv_printf.c ****             // no characters in exponent
 498:Middlewares/lvgl/src/misc/lv_printf.c ****             minwidth = 0U;
ARM GAS  /tmp/cciT4MkT.s 			page 27


 499:Middlewares/lvgl/src/misc/lv_printf.c ****             expval   = 0;
 500:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 501:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 502:Middlewares/lvgl/src/misc/lv_printf.c ****             // we use one sigfig for the whole part
 503:Middlewares/lvgl/src/misc/lv_printf.c ****             if((prec > 0) && (flags & FLAGS_PRECISION)) {
 504:Middlewares/lvgl/src/misc/lv_printf.c ****                 --prec;
 505:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 506:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 507:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 508:Middlewares/lvgl/src/misc/lv_printf.c **** 
 509:Middlewares/lvgl/src/misc/lv_printf.c ****     // will everything fit?
 510:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int fwidth = width;
 511:Middlewares/lvgl/src/misc/lv_printf.c ****     if(width > minwidth) {
 512:Middlewares/lvgl/src/misc/lv_printf.c ****         // we didn't fall-back so subtract the characters required for the exponent
 513:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth -= minwidth;
 514:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 515:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 516:Middlewares/lvgl/src/misc/lv_printf.c ****         // not enough characters, so go back to default sizing
 517:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 518:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 519:Middlewares/lvgl/src/misc/lv_printf.c ****     if((flags & FLAGS_LEFT) && minwidth) {
 520:Middlewares/lvgl/src/misc/lv_printf.c ****         // if we're padding on the right, DON'T pad the floating part
 521:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 522:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 523:Middlewares/lvgl/src/misc/lv_printf.c **** 
 524:Middlewares/lvgl/src/misc/lv_printf.c ****     // rescale the float value
 525:Middlewares/lvgl/src/misc/lv_printf.c ****     if(expval) {
 526:Middlewares/lvgl/src/misc/lv_printf.c ****         value /= conv.F;
 527:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 528:Middlewares/lvgl/src/misc/lv_printf.c **** 
 529:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the floating part
 530:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 531:Middlewares/lvgl/src/misc/lv_printf.c ****     idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_A
 532:Middlewares/lvgl/src/misc/lv_printf.c **** 
 533:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the exponent part
 534:Middlewares/lvgl/src/misc/lv_printf.c ****     if(minwidth) {
 535:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponential symbol
 536:Middlewares/lvgl/src/misc/lv_printf.c ****         out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 537:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponent value
 538:Middlewares/lvgl/src/misc/lv_printf.c ****         idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10,
 539:Middlewares/lvgl/src/misc/lv_printf.c ****                          FLAGS_ZEROPAD | FLAGS_PLUS);
 540:Middlewares/lvgl/src/misc/lv_printf.c ****         // might need to right-pad spaces
 541:Middlewares/lvgl/src/misc/lv_printf.c ****         if(flags & FLAGS_LEFT) {
 542:Middlewares/lvgl/src/misc/lv_printf.c ****             while(idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 543:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 544:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 545:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 546:Middlewares/lvgl/src/misc/lv_printf.c **** }
 547:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 548:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 549:Middlewares/lvgl/src/misc/lv_printf.c **** 
 550:Middlewares/lvgl/src/misc/lv_printf.c **** // internal vsnprintf
 551:Middlewares/lvgl/src/misc/lv_printf.c **** static int _vsnprintf(out_fct_type out, char * buffer, const size_t maxlen, const char * format, va
 552:Middlewares/lvgl/src/misc/lv_printf.c **** {
 908              		.loc 1 552 1 is_stmt 1 view -0
 909              		.cfi_startproc
 910              		@ args = 4, pretend = 0, frame = 16
ARM GAS  /tmp/cciT4MkT.s 			page 28


 911              		@ frame_needed = 0, uses_anonymous_args = 0
 912              		.loc 1 552 1 is_stmt 0 view .LVU239
 913 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 914              	.LCFI14:
 915              		.cfi_def_cfa_offset 36
 916              		.cfi_offset 4, -36
 917              		.cfi_offset 5, -32
 918              		.cfi_offset 6, -28
 919              		.cfi_offset 7, -24
 920              		.cfi_offset 8, -20
 921              		.cfi_offset 9, -16
 922              		.cfi_offset 10, -12
 923              		.cfi_offset 11, -8
 924              		.cfi_offset 14, -4
 925 0004 8FB0     		sub	sp, sp, #60
 926              	.LCFI15:
 927              		.cfi_def_cfa_offset 96
 928 0006 0746     		mov	r7, r0
 929 0008 1646     		mov	r6, r2
 930 000a 0D93     		str	r3, [sp, #52]
 553:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int flags, width, precision, n;
 931              		.loc 1 553 5 is_stmt 1 view .LVU240
 554:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t idx = 0U;
 932              		.loc 1 554 5 view .LVU241
 933              	.LVL85:
 555:Middlewares/lvgl/src/misc/lv_printf.c **** 
 556:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!buffer) {
 934              		.loc 1 556 5 view .LVU242
 935              		.loc 1 556 7 is_stmt 0 view .LVU243
 936 000c 8B46     		mov	fp, r1
 937 000e 0029     		cmp	r1, #0
 938 0010 00F0CB82 		beq	.L168
 939              	.L74:
 940              	.LVL86:
 557:Middlewares/lvgl/src/misc/lv_printf.c ****         // use null output function
 558:Middlewares/lvgl/src/misc/lv_printf.c ****         out = _out_null;
 559:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 560:Middlewares/lvgl/src/misc/lv_printf.c **** 
 561:Middlewares/lvgl/src/misc/lv_printf.c ****     while(*format) {
 562:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 563:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format != '%') {
 564:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             out(*format, buffer, idx++, maxlen);
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 567:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 568:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 569:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 570:Middlewares/lvgl/src/misc/lv_printf.c ****             // yes, evaluate it
 571:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 572:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 573:Middlewares/lvgl/src/misc/lv_printf.c **** 
 574:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate flags
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         flags = 0U;
 576:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 577:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 578:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_ZEROPAD;
ARM GAS  /tmp/cciT4MkT.s 			page 29


 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 583:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LEFT;
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 588:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_PLUS;
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 593:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_SPACE;
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 598:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_HASH;
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 603:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 604:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 0U;
 605:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 606:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 607:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(n);
 608:Middlewares/lvgl/src/misc/lv_printf.c **** 
 609:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate width field
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         width = 0U;
 611:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 612:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 613:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 614:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(*format == '*') {
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 616:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 618:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 619:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 620:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 621:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int)w;
 622:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 623:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 624:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 625:Middlewares/lvgl/src/misc/lv_printf.c **** 
 626:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate precision field
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         precision = 0U;
 628:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 631:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 632:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 633:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 634:Middlewares/lvgl/src/misc/lv_printf.c ****             else if(*format == '*') {
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
ARM GAS  /tmp/cciT4MkT.s 			page 30


 637:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 638:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 639:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 640:Middlewares/lvgl/src/misc/lv_printf.c **** 
 641:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate length field
 642:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 643:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LONG;
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 649:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 650:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 651:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'h' :
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_SHORT;
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 657:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 658:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 659:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_PTRDIFF_T)
 660:Middlewares/lvgl/src/misc/lv_printf.c ****             case 't' :
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 663:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 664:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 665:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'j' :
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 668:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 669:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 672:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 673:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 674:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 675:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 676:Middlewares/lvgl/src/misc/lv_printf.c **** 
 677:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate specifier
 678:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 679:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 680:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'i' :
 681:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'u' :
 682:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'x' :
 683:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'X' :
 684:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'p' :
 685:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'P' :
 686:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'o' :
 687:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'b' : {
 688:Middlewares/lvgl/src/misc/lv_printf.c ****                     // set the base
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int base;
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 692:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'p' || *format == 'P') {
ARM GAS  /tmp/cciT4MkT.s 			page 31


 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 695:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 696:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(sizeof(uintptr_t) == sizeof(long long))
 698:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 699:Middlewares/lvgl/src/misc/lv_printf.c ****                         else
 700:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG;
 702:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'o') {
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 705:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'b') {
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 708:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 709:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 10U;
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 712:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 713:Middlewares/lvgl/src/misc/lv_printf.c ****                     // uppercase
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'X' || *format == 'P') {
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 716:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 717:Middlewares/lvgl/src/misc/lv_printf.c **** 
 718:Middlewares/lvgl/src/misc/lv_printf.c ****                     // no plus or space flag for u, x, X, o, b
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format != 'i') && (*format != 'd')) {
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 721:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 722:Middlewares/lvgl/src/misc/lv_printf.c **** 
 723:Middlewares/lvgl/src/misc/lv_printf.c ****                     // ignore '0' flag when precision is given
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 726:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 727:Middlewares/lvgl/src/misc/lv_printf.c **** 
 728:Middlewares/lvgl/src/misc/lv_printf.c ****                     // convert the integer
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format == 'i') || (*format == 'd')) {
 730:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 731:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 732:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long long value = va_arg(va, long long);
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 735:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 736:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 737:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 741:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 742:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 743:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                             const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 747:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 748:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 749:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 750:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
ARM GAS  /tmp/cciT4MkT.s 			page 32


 751:Middlewares/lvgl/src/misc/lv_printf.c ****                         // unsigned
 752:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 753:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 754:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned lon
 755:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 756:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 759:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 760:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                             const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 764:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 765:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 768:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 769:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 770:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'f' :
 771:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'F' :
 772:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'F') flags |= FLAGS_UPPERCASE;
 773:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 774:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 775:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 776:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 777:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'e':
 778:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'E':
 779:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'g':
 780:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'G':
 781:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'g') || (*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 782:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'E') || (*format == 'G')) flags |= FLAGS_UPPERCASE;
 783:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 784:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 785:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 786:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 787:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 788:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'c' : {
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = 1U;
 790:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 794:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 795:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 796:Middlewares/lvgl/src/misc/lv_printf.c ****                     // char output
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     out((char)va_arg(va, int), buffer, idx++, maxlen);
 798:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 802:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 803:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 806:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 807:Middlewares/lvgl/src/misc/lv_printf.c **** 
ARM GAS  /tmp/cciT4MkT.s 			page 33


 808:Middlewares/lvgl/src/misc/lv_printf.c ****             case 's' : {
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     const char * p = va_arg(va, char *);
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 811:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 814:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 818:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 819:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 820:Middlewares/lvgl/src/misc/lv_printf.c ****                     // string output
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                     while((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 823:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 824:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 828:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 829:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 832:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 833:Middlewares/lvgl/src/misc/lv_printf.c **** 
 834:Middlewares/lvgl/src/misc/lv_printf.c ****             case '%' :
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 out('%', buffer, idx++, maxlen);
 941              		.loc 1 835 17 view .LVU244
 942 0014 0024     		movs	r4, #0
 943              	.LVL87:
 944              	.L149:
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 945              		.loc 1 561 10 is_stmt 1 view .LVU245
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 946              		.loc 1 561 11 is_stmt 0 view .LVU246
 947 0016 0D9B     		ldr	r3, [sp, #52]
 948 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 949              		.loc 1 561 10 view .LVU247
 950 001a 0028     		cmp	r0, #0
 951 001c 00F0C782 		beq	.L169
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 952              		.loc 1 563 9 is_stmt 1 view .LVU248
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 953              		.loc 1 563 11 is_stmt 0 view .LVU249
 954 0020 2528     		cmp	r0, #37
 955 0022 09D0     		beq	.L76
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 956              		.loc 1 565 13 is_stmt 1 view .LVU250
 957 0024 651C     		adds	r5, r4, #1
 958              	.LVL88:
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 959              		.loc 1 565 13 is_stmt 0 view .LVU251
 960 0026 3346     		mov	r3, r6
 961 0028 2246     		mov	r2, r4
 962 002a 5946     		mov	r1, fp
ARM GAS  /tmp/cciT4MkT.s 			page 34


 963 002c B847     		blx	r7
 964              	.LVL89:
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 965              		.loc 1 566 13 is_stmt 1 view .LVU252
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 966              		.loc 1 566 19 is_stmt 0 view .LVU253
 967 002e 0D9B     		ldr	r3, [sp, #52]
 968 0030 0133     		adds	r3, r3, #1
 969 0032 0D93     		str	r3, [sp, #52]
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 970              		.loc 1 567 13 is_stmt 1 view .LVU254
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 971              		.loc 1 565 13 is_stmt 0 view .LVU255
 972 0034 2C46     		mov	r4, r5
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 973              		.loc 1 567 13 view .LVU256
 974 0036 EEE7     		b	.L149
 975              	.LVL90:
 976              	.L76:
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 977              		.loc 1 571 13 is_stmt 1 view .LVU257
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 978              		.loc 1 571 19 is_stmt 0 view .LVU258
 979 0038 0133     		adds	r3, r3, #1
 980 003a 0D93     		str	r3, [sp, #52]
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 981              		.loc 1 575 9 is_stmt 1 view .LVU259
 982              	.LVL91:
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 983              		.loc 1 575 15 is_stmt 0 view .LVU260
 984 003c 0025     		movs	r5, #0
 985              	.LVL92:
 986              	.L78:
 576:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 987              		.loc 1 576 9 is_stmt 1 view .LVU261
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 988              		.loc 1 577 13 view .LVU262
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 989              		.loc 1 577 20 is_stmt 0 view .LVU263
 990 003e 0D9B     		ldr	r3, [sp, #52]
 991 0040 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 992 0042 A1F12002 		sub	r2, r1, #32
 993 0046 102A     		cmp	r2, #16
 994 0048 0AD8     		bhi	.L79
 995 004a DFE802F0 		tbb	[pc, r2]
 996              	.L81:
 997 004e 38       		.byte	(.L85-.L81)/2
 998 004f 09       		.byte	(.L79-.L81)/2
 999 0050 09       		.byte	(.L79-.L81)/2
 1000 0051 3D       		.byte	(.L84-.L81)/2
 1001 0052 09       		.byte	(.L79-.L81)/2
 1002 0053 09       		.byte	(.L79-.L81)/2
 1003 0054 09       		.byte	(.L79-.L81)/2
 1004 0055 09       		.byte	(.L79-.L81)/2
 1005 0056 09       		.byte	(.L79-.L81)/2
 1006 0057 09       		.byte	(.L79-.L81)/2
 1007 0058 09       		.byte	(.L79-.L81)/2
ARM GAS  /tmp/cciT4MkT.s 			page 35


 1008 0059 33       		.byte	(.L83-.L81)/2
 1009 005a 09       		.byte	(.L79-.L81)/2
 1010 005b 2E       		.byte	(.L82-.L81)/2
 1011 005c 09       		.byte	(.L79-.L81)/2
 1012 005d 09       		.byte	(.L79-.L81)/2
 1013 005e 29       		.byte	(.L80-.L81)/2
 1014 005f 00       		.p2align 1
 1015              	.L79:
 1016              	.LVL93:
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1017              		.loc 1 607 16 is_stmt 1 view .LVU264
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1018              		.loc 1 610 9 view .LVU265
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1019              		.loc 1 611 9 view .LVU266
 1020              	.LBB29:
 1021              	.LBI29:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1022              		.loc 1 153 20 view .LVU267
 1023              	.LBB30:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1024              		.loc 1 155 5 view .LVU268
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1025              		.loc 1 155 24 is_stmt 0 view .LVU269
 1026 0060 A1F13003 		sub	r3, r1, #48
 1027 0064 DBB2     		uxtb	r3, r3
 1028              	.LVL94:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1029              		.loc 1 155 24 view .LVU270
 1030              	.LBE30:
 1031              	.LBE29:
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1032              		.loc 1 611 11 view .LVU271
 1033 0066 092B     		cmp	r3, #9
 1034 0068 33D9     		bls	.L170
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1035              		.loc 1 614 14 is_stmt 1 view .LVU272
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1036              		.loc 1 614 16 is_stmt 0 view .LVU273
 1037 006a 2A29     		cmp	r1, #42
 1038 006c 36D0     		beq	.L171
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1039              		.loc 1 610 15 view .LVU274
 1040 006e 0023     		movs	r3, #0
 1041 0070 0A93     		str	r3, [sp, #40]
 1042              	.LVL95:
 1043              	.L89:
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1044              		.loc 1 627 9 is_stmt 1 view .LVU275
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1045              		.loc 1 628 9 view .LVU276
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1046              		.loc 1 628 12 is_stmt 0 view .LVU277
 1047 0072 0D9B     		ldr	r3, [sp, #52]
 1048 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1049              		.loc 1 628 11 view .LVU278
ARM GAS  /tmp/cciT4MkT.s 			page 36


 1050 0076 2E2A     		cmp	r2, #46
 1051 0078 40D0     		beq	.L172
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1052              		.loc 1 627 19 view .LVU279
 1053 007a 4FF0000A 		mov	r10, #0
 1054              	.LVL96:
 1055              	.L92:
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1056              		.loc 1 642 9 is_stmt 1 view .LVU280
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1057              		.loc 1 642 16 is_stmt 0 view .LVU281
 1058 007e 0D9A     		ldr	r2, [sp, #52]
 1059 0080 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1060 0082 683B     		subs	r3, r3, #104
 1061 0084 122B     		cmp	r3, #18
 1062 0086 77D8     		bhi	.L94
 1063 0088 DFE803F0 		tbb	[pc, r3]
 1064              	.L96:
 1065 008c 64       		.byte	(.L100-.L96)/2
 1066 008d 76       		.byte	(.L94-.L96)/2
 1067 008e D3       		.byte	(.L99-.L96)/2
 1068 008f 76       		.byte	(.L94-.L96)/2
 1069 0090 56       		.byte	(.L98-.L96)/2
 1070 0091 76       		.byte	(.L94-.L96)/2
 1071 0092 76       		.byte	(.L94-.L96)/2
 1072 0093 76       		.byte	(.L94-.L96)/2
 1073 0094 76       		.byte	(.L94-.L96)/2
 1074 0095 76       		.byte	(.L94-.L96)/2
 1075 0096 76       		.byte	(.L94-.L96)/2
 1076 0097 76       		.byte	(.L94-.L96)/2
 1077 0098 72       		.byte	(.L97-.L96)/2
 1078 0099 76       		.byte	(.L94-.L96)/2
 1079 009a 76       		.byte	(.L94-.L96)/2
 1080 009b 76       		.byte	(.L94-.L96)/2
 1081 009c 76       		.byte	(.L94-.L96)/2
 1082 009d 76       		.byte	(.L94-.L96)/2
 1083 009e D8       		.byte	(.L95-.L96)/2
 1084              	.LVL97:
 1085 009f 00       		.p2align 1
 1086              	.L80:
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1087              		.loc 1 579 21 is_stmt 1 view .LVU282
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1088              		.loc 1 579 27 is_stmt 0 view .LVU283
 1089 00a0 45F00105 		orr	r5, r5, #1
 1090              	.LVL98:
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1091              		.loc 1 580 21 is_stmt 1 view .LVU284
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1092              		.loc 1 580 27 is_stmt 0 view .LVU285
 1093 00a4 0133     		adds	r3, r3, #1
 1094 00a6 0D93     		str	r3, [sp, #52]
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1095              		.loc 1 581 21 is_stmt 1 view .LVU286
 1096              	.LVL99:
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 1097              		.loc 1 582 21 view .LVU287
ARM GAS  /tmp/cciT4MkT.s 			page 37


 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1098              		.loc 1 607 16 view .LVU288
 1099 00a8 C9E7     		b	.L78
 1100              	.LVL100:
 1101              	.L82:
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1102              		.loc 1 584 21 view .LVU289
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1103              		.loc 1 584 27 is_stmt 0 view .LVU290
 1104 00aa 45F00205 		orr	r5, r5, #2
 1105              	.LVL101:
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1106              		.loc 1 585 21 is_stmt 1 view .LVU291
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1107              		.loc 1 585 27 is_stmt 0 view .LVU292
 1108 00ae 0133     		adds	r3, r3, #1
 1109 00b0 0D93     		str	r3, [sp, #52]
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1110              		.loc 1 586 21 is_stmt 1 view .LVU293
 1111              	.LVL102:
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 1112              		.loc 1 587 21 view .LVU294
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1113              		.loc 1 607 16 view .LVU295
 1114 00b2 C4E7     		b	.L78
 1115              	.LVL103:
 1116              	.L83:
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1117              		.loc 1 589 21 view .LVU296
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1118              		.loc 1 589 27 is_stmt 0 view .LVU297
 1119 00b4 45F00405 		orr	r5, r5, #4
 1120              	.LVL104:
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1121              		.loc 1 590 21 is_stmt 1 view .LVU298
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1122              		.loc 1 590 27 is_stmt 0 view .LVU299
 1123 00b8 0133     		adds	r3, r3, #1
 1124 00ba 0D93     		str	r3, [sp, #52]
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1125              		.loc 1 591 21 is_stmt 1 view .LVU300
 1126              	.LVL105:
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 1127              		.loc 1 592 21 view .LVU301
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1128              		.loc 1 607 16 view .LVU302
 1129 00bc BFE7     		b	.L78
 1130              	.LVL106:
 1131              	.L85:
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1132              		.loc 1 594 21 view .LVU303
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1133              		.loc 1 594 27 is_stmt 0 view .LVU304
 1134 00be 45F00805 		orr	r5, r5, #8
 1135              	.LVL107:
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1136              		.loc 1 595 21 is_stmt 1 view .LVU305
ARM GAS  /tmp/cciT4MkT.s 			page 38


 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1137              		.loc 1 595 27 is_stmt 0 view .LVU306
 1138 00c2 0133     		adds	r3, r3, #1
 1139 00c4 0D93     		str	r3, [sp, #52]
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1140              		.loc 1 596 21 is_stmt 1 view .LVU307
 1141              	.LVL108:
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 1142              		.loc 1 597 21 view .LVU308
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1143              		.loc 1 607 16 view .LVU309
 1144 00c6 BAE7     		b	.L78
 1145              	.LVL109:
 1146              	.L84:
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1147              		.loc 1 599 21 view .LVU310
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1148              		.loc 1 599 27 is_stmt 0 view .LVU311
 1149 00c8 45F01005 		orr	r5, r5, #16
 1150              	.LVL110:
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1151              		.loc 1 600 21 is_stmt 1 view .LVU312
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1152              		.loc 1 600 27 is_stmt 0 view .LVU313
 1153 00cc 0133     		adds	r3, r3, #1
 1154 00ce 0D93     		str	r3, [sp, #52]
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1155              		.loc 1 601 21 is_stmt 1 view .LVU314
 1156              	.LVL111:
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 1157              		.loc 1 602 21 view .LVU315
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1158              		.loc 1 607 16 view .LVU316
 1159 00d0 B5E7     		b	.L78
 1160              	.LVL112:
 1161              	.L170:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1162              		.loc 1 612 13 view .LVU317
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1163              		.loc 1 612 21 is_stmt 0 view .LVU318
 1164 00d2 0DA8     		add	r0, sp, #52
 1165 00d4 FFF7FEFF 		bl	_atoi
 1166              	.LVL113:
 1167 00d8 0A90     		str	r0, [sp, #40]
 1168              	.LVL114:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1169              		.loc 1 612 21 view .LVU319
 1170 00da CAE7     		b	.L89
 1171              	.LVL115:
 1172              	.L171:
 1173              	.LBB31:
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1174              		.loc 1 615 13 is_stmt 1 view .LVU320
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1175              		.loc 1 615 23 is_stmt 0 view .LVU321
 1176 00dc 189B     		ldr	r3, [sp, #96]
 1177 00de 1A1D     		adds	r2, r3, #4
ARM GAS  /tmp/cciT4MkT.s 			page 39


 1178 00e0 1892     		str	r2, [sp, #96]
 1179 00e2 1868     		ldr	r0, [r3]
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1180              		.loc 1 616 13 is_stmt 1 view .LVU322
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1181              		.loc 1 616 15 is_stmt 0 view .LVU323
 1182 00e4 0028     		cmp	r0, #0
 1183 00e6 04DB     		blt	.L173
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1184              		.loc 1 621 17 is_stmt 1 view .LVU324
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1185              		.loc 1 621 23 is_stmt 0 view .LVU325
 1186 00e8 0A90     		str	r0, [sp, #40]
 1187              	.LVL116:
 1188              	.L91:
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1189              		.loc 1 623 13 is_stmt 1 view .LVU326
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1190              		.loc 1 623 19 is_stmt 0 view .LVU327
 1191 00ea 0D9B     		ldr	r3, [sp, #52]
 1192 00ec 0133     		adds	r3, r3, #1
 1193 00ee 0D93     		str	r3, [sp, #52]
 1194 00f0 BFE7     		b	.L89
 1195              	.LVL117:
 1196              	.L173:
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1197              		.loc 1 617 17 is_stmt 1 view .LVU328
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1198              		.loc 1 617 23 is_stmt 0 view .LVU329
 1199 00f2 45F00205 		orr	r5, r5, #2
 1200              	.LVL118:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1201              		.loc 1 618 17 is_stmt 1 view .LVU330
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1202              		.loc 1 618 40 is_stmt 0 view .LVU331
 1203 00f6 4342     		rsbs	r3, r0, #0
 1204 00f8 0A93     		str	r3, [sp, #40]
 1205              	.LVL119:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1206              		.loc 1 618 40 view .LVU332
 1207 00fa F6E7     		b	.L91
 1208              	.LVL120:
 1209              	.L172:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1210              		.loc 1 618 40 view .LVU333
 1211              	.LBE31:
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1212              		.loc 1 629 13 is_stmt 1 view .LVU334
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1213              		.loc 1 629 19 is_stmt 0 view .LVU335
 1214 00fc 45F48065 		orr	r5, r5, #1024
 1215              	.LVL121:
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1216              		.loc 1 630 13 is_stmt 1 view .LVU336
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1217              		.loc 1 630 19 is_stmt 0 view .LVU337
 1218 0100 5A1C     		adds	r2, r3, #1
ARM GAS  /tmp/cciT4MkT.s 			page 40


 1219 0102 0D92     		str	r2, [sp, #52]
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1220              		.loc 1 631 13 is_stmt 1 view .LVU338
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1221              		.loc 1 631 16 is_stmt 0 view .LVU339
 1222 0104 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 1223              	.LVL122:
 1224              	.LBB32:
 1225              	.LBI32:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1226              		.loc 1 153 20 is_stmt 1 view .LVU340
 1227              	.LBB33:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1228              		.loc 1 155 5 view .LVU341
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1229              		.loc 1 155 24 is_stmt 0 view .LVU342
 1230 0106 A2F13003 		sub	r3, r2, #48
 1231 010a DBB2     		uxtb	r3, r3
 1232              	.LVL123:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1233              		.loc 1 155 24 view .LVU343
 1234              	.LBE33:
 1235              	.LBE32:
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1236              		.loc 1 631 15 view .LVU344
 1237 010c 092B     		cmp	r3, #9
 1238 010e 04D9     		bls	.L174
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1239              		.loc 1 634 18 is_stmt 1 view .LVU345
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1240              		.loc 1 634 20 is_stmt 0 view .LVU346
 1241 0110 2A2A     		cmp	r2, #42
 1242 0112 07D0     		beq	.L175
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1243              		.loc 1 627 19 view .LVU347
 1244 0114 4FF0000A 		mov	r10, #0
 1245 0118 B1E7     		b	.L92
 1246              	.L174:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1247              		.loc 1 632 17 is_stmt 1 view .LVU348
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1248              		.loc 1 632 29 is_stmt 0 view .LVU349
 1249 011a 0DA8     		add	r0, sp, #52
 1250 011c FFF7FEFF 		bl	_atoi
 1251              	.LVL124:
 1252 0120 8246     		mov	r10, r0
 1253              	.LVL125:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1254              		.loc 1 632 29 view .LVU350
 1255 0122 ACE7     		b	.L92
 1256              	.LVL126:
 1257              	.L175:
 1258              	.LBB34:
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1259              		.loc 1 635 17 is_stmt 1 view .LVU351
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1260              		.loc 1 635 27 is_stmt 0 view .LVU352
ARM GAS  /tmp/cciT4MkT.s 			page 41


 1261 0124 189B     		ldr	r3, [sp, #96]
 1262 0126 1A1D     		adds	r2, r3, #4
 1263 0128 1892     		str	r2, [sp, #96]
 1264 012a 1B68     		ldr	r3, [r3]
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1265              		.loc 1 636 17 is_stmt 1 view .LVU353
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1266              		.loc 1 636 59 is_stmt 0 view .LVU354
 1267 012c 23EAE37A 		bic	r10, r3, r3, asr #31
 1268              	.LVL127:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1269              		.loc 1 637 17 is_stmt 1 view .LVU355
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1270              		.loc 1 637 23 is_stmt 0 view .LVU356
 1271 0130 0D9B     		ldr	r3, [sp, #52]
 1272 0132 0133     		adds	r3, r3, #1
 1273 0134 0D93     		str	r3, [sp, #52]
 1274 0136 A2E7     		b	.L92
 1275              	.L98:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1276              		.loc 1 637 23 view .LVU357
 1277              	.LBE34:
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1278              		.loc 1 644 17 is_stmt 1 view .LVU358
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1279              		.loc 1 644 23 is_stmt 0 view .LVU359
 1280 0138 45F48071 		orr	r1, r5, #256
 1281              	.LVL128:
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1282              		.loc 1 645 17 is_stmt 1 view .LVU360
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1283              		.loc 1 645 23 is_stmt 0 view .LVU361
 1284 013c 531C     		adds	r3, r2, #1
 1285 013e 0D93     		str	r3, [sp, #52]
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1286              		.loc 1 646 17 is_stmt 1 view .LVU362
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1287              		.loc 1 646 20 is_stmt 0 view .LVU363
 1288 0140 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1289              		.loc 1 646 19 view .LVU364
 1290 0142 6C2A     		cmp	r2, #108
 1291 0144 01D0     		beq	.L176
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1292              		.loc 1 644 23 view .LVU365
 1293 0146 0D46     		mov	r5, r1
 1294 0148 16E0     		b	.L94
 1295              	.L176:
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1296              		.loc 1 647 21 is_stmt 1 view .LVU366
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1297              		.loc 1 647 27 is_stmt 0 view .LVU367
 1298 014a 45F44075 		orr	r5, r5, #768
 1299              	.LVL129:
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1300              		.loc 1 648 21 is_stmt 1 view .LVU368
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
ARM GAS  /tmp/cciT4MkT.s 			page 42


 1301              		.loc 1 648 27 is_stmt 0 view .LVU369
 1302 014e 0133     		adds	r3, r3, #1
 1303 0150 0D93     		str	r3, [sp, #52]
 1304 0152 11E0     		b	.L94
 1305              	.L100:
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1306              		.loc 1 652 17 is_stmt 1 view .LVU370
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1307              		.loc 1 652 23 is_stmt 0 view .LVU371
 1308 0154 45F08001 		orr	r1, r5, #128
 1309              	.LVL130:
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1310              		.loc 1 653 17 is_stmt 1 view .LVU372
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1311              		.loc 1 653 23 is_stmt 0 view .LVU373
 1312 0158 531C     		adds	r3, r2, #1
 1313 015a 0D93     		str	r3, [sp, #52]
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1314              		.loc 1 654 17 is_stmt 1 view .LVU374
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1315              		.loc 1 654 20 is_stmt 0 view .LVU375
 1316 015c 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1317              		.loc 1 654 19 view .LVU376
 1318 015e 682A     		cmp	r2, #104
 1319 0160 01D0     		beq	.L177
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1320              		.loc 1 652 23 view .LVU377
 1321 0162 0D46     		mov	r5, r1
 1322 0164 08E0     		b	.L94
 1323              	.L177:
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1324              		.loc 1 655 21 is_stmt 1 view .LVU378
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1325              		.loc 1 655 27 is_stmt 0 view .LVU379
 1326 0166 45F0C005 		orr	r5, r5, #192
 1327              	.LVL131:
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1328              		.loc 1 656 21 is_stmt 1 view .LVU380
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1329              		.loc 1 656 27 is_stmt 0 view .LVU381
 1330 016a 0133     		adds	r3, r3, #1
 1331 016c 0D93     		str	r3, [sp, #52]
 1332 016e 03E0     		b	.L94
 1333              	.L97:
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1334              		.loc 1 661 17 is_stmt 1 view .LVU382
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1335              		.loc 1 661 23 is_stmt 0 view .LVU383
 1336 0170 45F48075 		orr	r5, r5, #256
 1337              	.LVL132:
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1338              		.loc 1 662 17 is_stmt 1 view .LVU384
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1339              		.loc 1 662 23 is_stmt 0 view .LVU385
 1340 0174 0132     		adds	r2, r2, #1
 1341 0176 0D92     		str	r2, [sp, #52]
ARM GAS  /tmp/cciT4MkT.s 			page 43


 663:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1342              		.loc 1 663 17 is_stmt 1 view .LVU386
 1343              	.L94:
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1344              		.loc 1 678 9 view .LVU387
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1345              		.loc 1 678 16 is_stmt 0 view .LVU388
 1346 0178 0D9B     		ldr	r3, [sp, #52]
 1347 017a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 1348 017c A0F12503 		sub	r3, r0, #37
 1349 0180 532B     		cmp	r3, #83
 1350 0182 00F20882 		bhi	.L101
 1351 0186 DFE813F0 		tbh	[pc, r3, lsl #1]
 1352              	.L103:
 1353 018a FB01     		.2byte	(.L106-.L103)/2
 1354 018c 0602     		.2byte	(.L101-.L103)/2
 1355 018e 0602     		.2byte	(.L101-.L103)/2
 1356 0190 0602     		.2byte	(.L101-.L103)/2
 1357 0192 0602     		.2byte	(.L101-.L103)/2
 1358 0194 0602     		.2byte	(.L101-.L103)/2
 1359 0196 0602     		.2byte	(.L101-.L103)/2
 1360 0198 0602     		.2byte	(.L101-.L103)/2
 1361 019a 0602     		.2byte	(.L101-.L103)/2
 1362 019c 0602     		.2byte	(.L101-.L103)/2
 1363 019e 0602     		.2byte	(.L101-.L103)/2
 1364 01a0 0602     		.2byte	(.L101-.L103)/2
 1365 01a2 0602     		.2byte	(.L101-.L103)/2
 1366 01a4 0602     		.2byte	(.L101-.L103)/2
 1367 01a6 0602     		.2byte	(.L101-.L103)/2
 1368 01a8 0602     		.2byte	(.L101-.L103)/2
 1369 01aa 0602     		.2byte	(.L101-.L103)/2
 1370 01ac 0602     		.2byte	(.L101-.L103)/2
 1371 01ae 0602     		.2byte	(.L101-.L103)/2
 1372 01b0 0602     		.2byte	(.L101-.L103)/2
 1373 01b2 0602     		.2byte	(.L101-.L103)/2
 1374 01b4 0602     		.2byte	(.L101-.L103)/2
 1375 01b6 0602     		.2byte	(.L101-.L103)/2
 1376 01b8 0602     		.2byte	(.L101-.L103)/2
 1377 01ba 0602     		.2byte	(.L101-.L103)/2
 1378 01bc 0602     		.2byte	(.L101-.L103)/2
 1379 01be 0602     		.2byte	(.L101-.L103)/2
 1380 01c0 0602     		.2byte	(.L101-.L103)/2
 1381 01c2 0602     		.2byte	(.L101-.L103)/2
 1382 01c4 0602     		.2byte	(.L101-.L103)/2
 1383 01c6 0602     		.2byte	(.L101-.L103)/2
 1384 01c8 0602     		.2byte	(.L101-.L103)/2
 1385 01ca 0602     		.2byte	(.L101-.L103)/2
 1386 01cc 0602     		.2byte	(.L101-.L103)/2
 1387 01ce 0602     		.2byte	(.L101-.L103)/2
 1388 01d0 0602     		.2byte	(.L101-.L103)/2
 1389 01d2 0602     		.2byte	(.L101-.L103)/2
 1390 01d4 0602     		.2byte	(.L101-.L103)/2
 1391 01d6 0602     		.2byte	(.L101-.L103)/2
 1392 01d8 0602     		.2byte	(.L101-.L103)/2
 1393 01da 0602     		.2byte	(.L101-.L103)/2
 1394 01dc 0602     		.2byte	(.L101-.L103)/2
 1395 01de 0602     		.2byte	(.L101-.L103)/2
ARM GAS  /tmp/cciT4MkT.s 			page 44


 1396 01e0 5E00     		.2byte	(.L102-.L103)/2
 1397 01e2 0602     		.2byte	(.L101-.L103)/2
 1398 01e4 0602     		.2byte	(.L101-.L103)/2
 1399 01e6 0602     		.2byte	(.L101-.L103)/2
 1400 01e8 0602     		.2byte	(.L101-.L103)/2
 1401 01ea 0602     		.2byte	(.L101-.L103)/2
 1402 01ec 0602     		.2byte	(.L101-.L103)/2
 1403 01ee 0602     		.2byte	(.L101-.L103)/2
 1404 01f0 5E00     		.2byte	(.L102-.L103)/2
 1405 01f2 0602     		.2byte	(.L101-.L103)/2
 1406 01f4 0602     		.2byte	(.L101-.L103)/2
 1407 01f6 0602     		.2byte	(.L101-.L103)/2
 1408 01f8 0602     		.2byte	(.L101-.L103)/2
 1409 01fa 0602     		.2byte	(.L101-.L103)/2
 1410 01fc 0602     		.2byte	(.L101-.L103)/2
 1411 01fe 0602     		.2byte	(.L101-.L103)/2
 1412 0200 0602     		.2byte	(.L101-.L103)/2
 1413 0202 0602     		.2byte	(.L101-.L103)/2
 1414 0204 5E00     		.2byte	(.L102-.L103)/2
 1415 0206 5D01     		.2byte	(.L105-.L103)/2
 1416 0208 5E00     		.2byte	(.L102-.L103)/2
 1417 020a 0602     		.2byte	(.L101-.L103)/2
 1418 020c 0602     		.2byte	(.L101-.L103)/2
 1419 020e 0602     		.2byte	(.L101-.L103)/2
 1420 0210 0602     		.2byte	(.L101-.L103)/2
 1421 0212 5E00     		.2byte	(.L102-.L103)/2
 1422 0214 0602     		.2byte	(.L101-.L103)/2
 1423 0216 0602     		.2byte	(.L101-.L103)/2
 1424 0218 0602     		.2byte	(.L101-.L103)/2
 1425 021a 0602     		.2byte	(.L101-.L103)/2
 1426 021c 0602     		.2byte	(.L101-.L103)/2
 1427 021e 5E00     		.2byte	(.L102-.L103)/2
 1428 0220 5E00     		.2byte	(.L102-.L103)/2
 1429 0222 0602     		.2byte	(.L101-.L103)/2
 1430 0224 0602     		.2byte	(.L101-.L103)/2
 1431 0226 9601     		.2byte	(.L104-.L103)/2
 1432 0228 0602     		.2byte	(.L101-.L103)/2
 1433 022a 5E00     		.2byte	(.L102-.L103)/2
 1434 022c 0602     		.2byte	(.L101-.L103)/2
 1435 022e 0602     		.2byte	(.L101-.L103)/2
 1436 0230 5E00     		.2byte	(.L102-.L103)/2
 1437              		.p2align 1
 1438              	.L99:
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1439              		.loc 1 666 17 is_stmt 1 view .LVU389
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1440              		.loc 1 666 23 is_stmt 0 view .LVU390
 1441 0232 45F40075 		orr	r5, r5, #512
 1442              	.LVL133:
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1443              		.loc 1 667 17 is_stmt 1 view .LVU391
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1444              		.loc 1 667 23 is_stmt 0 view .LVU392
 1445 0236 0132     		adds	r2, r2, #1
 1446 0238 0D92     		str	r2, [sp, #52]
 668:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 1447              		.loc 1 668 17 is_stmt 1 view .LVU393
ARM GAS  /tmp/cciT4MkT.s 			page 45


 1448 023a 9DE7     		b	.L94
 1449              	.L95:
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1450              		.loc 1 670 17 view .LVU394
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1451              		.loc 1 670 23 is_stmt 0 view .LVU395
 1452 023c 45F48075 		orr	r5, r5, #256
 1453              	.LVL134:
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1454              		.loc 1 671 17 is_stmt 1 view .LVU396
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1455              		.loc 1 671 23 is_stmt 0 view .LVU397
 1456 0240 0132     		adds	r2, r2, #1
 1457 0242 0D92     		str	r2, [sp, #52]
 672:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 1458              		.loc 1 672 17 is_stmt 1 view .LVU398
 1459 0244 98E7     		b	.L94
 1460              	.L102:
 1461              	.LBB35:
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 1462              		.loc 1 689 21 view .LVU399
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1463              		.loc 1 690 21 view .LVU400
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1464              		.loc 1 690 23 is_stmt 0 view .LVU401
 1465 0246 7828     		cmp	r0, #120
 1466 0248 11D0     		beq	.L158
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1467              		.loc 1 690 39 discriminator 1 view .LVU402
 1468 024a 5828     		cmp	r0, #88
 1469 024c 46D0     		beq	.L159
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1470              		.loc 1 693 26 is_stmt 1 view .LVU403
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1471              		.loc 1 693 28 is_stmt 0 view .LVU404
 1472 024e 7028     		cmp	r0, #112
 1473 0250 09D0     		beq	.L108
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1474              		.loc 1 693 44 discriminator 1 view .LVU405
 1475 0252 5028     		cmp	r0, #80
 1476 0254 07D0     		beq	.L108
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1477              		.loc 1 703 26 is_stmt 1 view .LVU406
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1478              		.loc 1 703 28 is_stmt 0 view .LVU407
 1479 0256 6F28     		cmp	r0, #111
 1480 0258 42D0     		beq	.L160
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1481              		.loc 1 706 26 is_stmt 1 view .LVU408
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1482              		.loc 1 706 28 is_stmt 0 view .LVU409
 1483 025a 6228     		cmp	r0, #98
 1484 025c 42D0     		beq	.L161
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1485              		.loc 1 710 25 is_stmt 1 view .LVU410
 1486              	.LVL135:
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
ARM GAS  /tmp/cciT4MkT.s 			page 46


 1487              		.loc 1 711 25 view .LVU411
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1488              		.loc 1 711 31 is_stmt 0 view .LVU412
 1489 025e 25F01005 		bic	r5, r5, #16
 1490              	.LVL136:
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1491              		.loc 1 710 30 view .LVU413
 1492 0262 0A23     		movs	r3, #10
 1493 0264 04E0     		b	.L107
 1494              	.LVL137:
 1495              	.L108:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1496              		.loc 1 694 25 is_stmt 1 view .LVU414
 695:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1497              		.loc 1 695 25 view .LVU415
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 1498              		.loc 1 697 25 view .LVU416
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1499              		.loc 1 701 29 view .LVU417
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1500              		.loc 1 701 35 is_stmt 0 view .LVU418
 1501 0266 45F48875 		orr	r5, r5, #272
 1502              	.LVL138:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1503              		.loc 1 694 30 view .LVU419
 1504 026a 1023     		movs	r3, #16
 1505 026c 00E0     		b	.L107
 1506              	.LVL139:
 1507              	.L158:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1508              		.loc 1 691 30 view .LVU420
 1509 026e 1023     		movs	r3, #16
 1510              	.L107:
 1511              	.LVL140:
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1512              		.loc 1 714 21 is_stmt 1 view .LVU421
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1513              		.loc 1 714 23 is_stmt 0 view .LVU422
 1514 0270 5828     		cmp	r0, #88
 1515 0272 01D0     		beq	.L110
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1516              		.loc 1 714 39 discriminator 1 view .LVU423
 1517 0274 5028     		cmp	r0, #80
 1518 0276 01D1     		bne	.L111
 1519              	.L110:
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1520              		.loc 1 715 25 is_stmt 1 view .LVU424
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1521              		.loc 1 715 31 is_stmt 0 view .LVU425
 1522 0278 45F02005 		orr	r5, r5, #32
 1523              	.LVL141:
 1524              	.L111:
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1525              		.loc 1 719 21 is_stmt 1 view .LVU426
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1526              		.loc 1 719 23 is_stmt 0 view .LVU427
 1527 027c 6928     		cmp	r0, #105
ARM GAS  /tmp/cciT4MkT.s 			page 47


 1528 027e 03D0     		beq	.L112
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1529              		.loc 1 719 41 discriminator 1 view .LVU428
 1530 0280 6428     		cmp	r0, #100
 1531 0282 01D0     		beq	.L112
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1532              		.loc 1 720 25 is_stmt 1 view .LVU429
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1533              		.loc 1 720 31 is_stmt 0 view .LVU430
 1534 0284 25F00C05 		bic	r5, r5, #12
 1535              	.LVL142:
 1536              	.L112:
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1537              		.loc 1 724 21 is_stmt 1 view .LVU431
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1538              		.loc 1 724 23 is_stmt 0 view .LVU432
 1539 0288 15F4806F 		tst	r5, #1024
 1540 028c 01D0     		beq	.L113
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1541              		.loc 1 725 25 is_stmt 1 view .LVU433
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1542              		.loc 1 725 31 is_stmt 0 view .LVU434
 1543 028e 25F00105 		bic	r5, r5, #1
 1544              	.LVL143:
 1545              	.L113:
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1546              		.loc 1 729 21 is_stmt 1 view .LVU435
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1547              		.loc 1 729 23 is_stmt 0 view .LVU436
 1548 0292 6928     		cmp	r0, #105
 1549 0294 28D0     		beq	.L114
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1550              		.loc 1 729 41 discriminator 1 view .LVU437
 1551 0296 6428     		cmp	r0, #100
 1552 0298 26D0     		beq	.L114
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1553              		.loc 1 752 25 is_stmt 1 view .LVU438
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1554              		.loc 1 752 27 is_stmt 0 view .LVU439
 1555 029a 15F4007F 		tst	r5, #512
 1556 029e 40F09380 		bne	.L178
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1557              		.loc 1 757 30 is_stmt 1 view .LVU440
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1558              		.loc 1 757 32 is_stmt 0 view .LVU441
 1559 02a2 15F4807F 		tst	r5, #256
 1560 02a6 40F0AB80 		bne	.L179
 1561              	.LBB36:
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1562              		.loc 1 761 29 is_stmt 1 view .LVU442
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1563              		.loc 1 762 115 is_stmt 0 view .LVU443
 1564 02aa 15F0400F 		tst	r5, #64
 1565 02ae 00F0BC80 		beq	.L125
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1566              		.loc 1 761 94 view .LVU444
 1567 02b2 189A     		ldr	r2, [sp, #96]
ARM GAS  /tmp/cciT4MkT.s 			page 48


 1568 02b4 111D     		adds	r1, r2, #4
 1569 02b6 1891     		str	r1, [sp, #96]
 1570 02b8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1571              	.L126:
 1572              	.LVL144:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1573              		.loc 1 763 29 is_stmt 1 view .LVU445
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1574              		.loc 1 763 35 is_stmt 0 view .LVU446
 1575 02ba 0595     		str	r5, [sp, #20]
 1576 02bc 0A99     		ldr	r1, [sp, #40]
 1577 02be 0491     		str	r1, [sp, #16]
 1578 02c0 CDF80CA0 		str	r10, [sp, #12]
 1579 02c4 0293     		str	r3, [sp, #8]
 1580 02c6 0023     		movs	r3, #0
 1581              	.LVL145:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1582              		.loc 1 763 35 view .LVU447
 1583 02c8 0193     		str	r3, [sp, #4]
 1584 02ca 0092     		str	r2, [sp]
 1585 02cc 3346     		mov	r3, r6
 1586 02ce 2246     		mov	r2, r4
 1587              	.LVL146:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1588              		.loc 1 763 35 view .LVU448
 1589 02d0 5946     		mov	r1, fp
 1590 02d2 3846     		mov	r0, r7
 1591 02d4 FFF7FEFF 		bl	_ntoa_long
 1592              	.LVL147:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1593              		.loc 1 763 35 view .LVU449
 1594 02d8 0446     		mov	r4, r0
 1595              	.LVL148:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1596              		.loc 1 763 35 view .LVU450
 1597 02da 26E0     		b	.L118
 1598              	.LVL149:
 1599              	.L159:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1600              		.loc 1 763 35 view .LVU451
 1601              	.LBE36:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1602              		.loc 1 691 30 view .LVU452
 1603 02dc 1023     		movs	r3, #16
 1604 02de C7E7     		b	.L107
 1605              	.L160:
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1606              		.loc 1 704 30 view .LVU453
 1607 02e0 0823     		movs	r3, #8
 1608 02e2 C5E7     		b	.L107
 1609              	.L161:
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1610              		.loc 1 707 30 view .LVU454
 1611 02e4 0223     		movs	r3, #2
 1612 02e6 C3E7     		b	.L107
 1613              	.LVL150:
 1614              	.L114:
ARM GAS  /tmp/cciT4MkT.s 			page 49


 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1615              		.loc 1 731 25 is_stmt 1 view .LVU455
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1616              		.loc 1 731 27 is_stmt 0 view .LVU456
 1617 02e8 15F4007F 		tst	r5, #512
 1618 02ec 21D1     		bne	.L180
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1619              		.loc 1 738 30 is_stmt 1 view .LVU457
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1620              		.loc 1 738 32 is_stmt 0 view .LVU458
 1621 02ee 15F4807F 		tst	r5, #256
 1622 02f2 42D1     		bne	.L181
 1623              	.LBB37:
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1624              		.loc 1 744 29 is_stmt 1 view .LVU459
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1625              		.loc 1 744 92 is_stmt 0 view .LVU460
 1626 02f4 15F0400F 		tst	r5, #64
 1627 02f8 58D0     		beq	.L120
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1628              		.loc 1 744 76 view .LVU461
 1629 02fa 189A     		ldr	r2, [sp, #96]
 1630 02fc 111D     		adds	r1, r2, #4
 1631 02fe 1891     		str	r1, [sp, #96]
 1632 0300 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1633              	.L121:
 1634              	.LVL151:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1635              		.loc 1 746 29 is_stmt 1 discriminator 3 view .LVU462
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1636              		.loc 1 746 72 is_stmt 0 discriminator 3 view .LVU463
 1637 0302 82EAE271 		eor	r1, r2, r2, asr #31
 1638 0306 A1EBE271 		sub	r1, r1, r2, asr #31
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1639              		.loc 1 746 35 discriminator 3 view .LVU464
 1640 030a 0595     		str	r5, [sp, #20]
 1641 030c 0A98     		ldr	r0, [sp, #40]
 1642 030e 0490     		str	r0, [sp, #16]
 1643 0310 CDF80CA0 		str	r10, [sp, #12]
 1644 0314 0293     		str	r3, [sp, #8]
 1645 0316 D20F     		lsrs	r2, r2, #31
 1646              	.LVL152:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1647              		.loc 1 746 35 discriminator 3 view .LVU465
 1648 0318 0192     		str	r2, [sp, #4]
 1649 031a 0091     		str	r1, [sp]
 1650 031c 3346     		mov	r3, r6
 1651              	.LVL153:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1652              		.loc 1 746 35 discriminator 3 view .LVU466
 1653 031e 2246     		mov	r2, r4
 1654 0320 5946     		mov	r1, fp
 1655 0322 3846     		mov	r0, r7
 1656 0324 FFF7FEFF 		bl	_ntoa_long
 1657              	.LVL154:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1658              		.loc 1 746 35 discriminator 3 view .LVU467
ARM GAS  /tmp/cciT4MkT.s 			page 50


 1659 0328 0446     		mov	r4, r0
 1660              	.LVL155:
 1661              	.L118:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1662              		.loc 1 746 35 discriminator 3 view .LVU468
 1663              	.LBE37:
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1664              		.loc 1 766 21 is_stmt 1 view .LVU469
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1665              		.loc 1 766 27 is_stmt 0 view .LVU470
 1666 032a 0D9B     		ldr	r3, [sp, #52]
 1667 032c 0133     		adds	r3, r3, #1
 1668 032e 0D93     		str	r3, [sp, #52]
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1669              		.loc 1 767 21 is_stmt 1 view .LVU471
 1670 0330 71E6     		b	.L149
 1671              	.LVL156:
 1672              	.L180:
 1673              	.LBB38:
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1674              		.loc 1 733 29 view .LVU472
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1675              		.loc 1 733 45 is_stmt 0 view .LVU473
 1676 0332 189A     		ldr	r2, [sp, #96]
 1677 0334 0732     		adds	r2, r2, #7
 1678 0336 22F00702 		bic	r2, r2, #7
 1679 033a 02F10801 		add	r1, r2, #8
 1680 033e 1891     		str	r1, [sp, #96]
 1681 0340 5168     		ldr	r1, [r2, #4]
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1682              		.loc 1 734 29 is_stmt 1 view .LVU474
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1683              		.loc 1 734 77 is_stmt 0 view .LVU475
 1684 0342 1268     		ldr	r2, [r2]
 1685 0344 0846     		mov	r0, r1
 1686 0346 0029     		cmp	r1, #0
 1687 0348 13DB     		blt	.L182
 1688              	.L117:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1689              		.loc 1 734 35 view .LVU476
 1690 034a 0895     		str	r5, [sp, #32]
 1691 034c 0A9D     		ldr	r5, [sp, #40]
 1692              	.LVL157:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1693              		.loc 1 734 35 view .LVU477
 1694 034e 0795     		str	r5, [sp, #28]
 1695 0350 CDF818A0 		str	r10, [sp, #24]
 1696 0354 0493     		str	r3, [sp, #16]
 1697 0356 0023     		movs	r3, #0
 1698              	.LVL158:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1699              		.loc 1 734 35 view .LVU478
 1700 0358 0593     		str	r3, [sp, #20]
 1701 035a C90F     		lsrs	r1, r1, #31
 1702 035c 0291     		str	r1, [sp, #8]
 1703 035e 0092     		str	r2, [sp]
 1704 0360 0190     		str	r0, [sp, #4]
ARM GAS  /tmp/cciT4MkT.s 			page 51


 1705 0362 3346     		mov	r3, r6
 1706 0364 2246     		mov	r2, r4
 1707 0366 5946     		mov	r1, fp
 1708 0368 3846     		mov	r0, r7
 1709 036a FFF7FEFF 		bl	_ntoa_long_long
 1710              	.LVL159:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1711              		.loc 1 734 35 view .LVU479
 1712 036e 0446     		mov	r4, r0
 1713              	.LVL160:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1714              		.loc 1 734 35 view .LVU480
 1715              	.LBE38:
 1716 0370 DBE7     		b	.L118
 1717              	.LVL161:
 1718              	.L182:
 1719              	.LBB39:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1720              		.loc 1 734 77 view .LVU481
 1721 0372 5242     		negs	r2, r2
 1722 0374 61EB4100 		sbc	r0, r1, r1, lsl #1
 1723 0378 E7E7     		b	.L117
 1724              	.L181:
 1725              	.LBE39:
 1726              	.LBB40:
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1727              		.loc 1 739 29 is_stmt 1 view .LVU482
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1728              		.loc 1 739 40 is_stmt 0 view .LVU483
 1729 037a 189A     		ldr	r2, [sp, #96]
 1730 037c 111D     		adds	r1, r2, #4
 1731 037e 1891     		str	r1, [sp, #96]
 1732 0380 1268     		ldr	r2, [r2]
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1733              		.loc 1 740 29 is_stmt 1 view .LVU484
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1734              		.loc 1 740 72 is_stmt 0 view .LVU485
 1735 0382 82EAE271 		eor	r1, r2, r2, asr #31
 1736 0386 A1EBE271 		sub	r1, r1, r2, asr #31
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1737              		.loc 1 740 35 view .LVU486
 1738 038a 0595     		str	r5, [sp, #20]
 1739 038c 0A98     		ldr	r0, [sp, #40]
 1740 038e 0490     		str	r0, [sp, #16]
 1741 0390 CDF80CA0 		str	r10, [sp, #12]
 1742 0394 0293     		str	r3, [sp, #8]
 1743 0396 D20F     		lsrs	r2, r2, #31
 1744 0398 0192     		str	r2, [sp, #4]
 1745 039a 0091     		str	r1, [sp]
 1746 039c 3346     		mov	r3, r6
 1747              	.LVL162:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1748              		.loc 1 740 35 view .LVU487
 1749 039e 2246     		mov	r2, r4
 1750 03a0 5946     		mov	r1, fp
 1751 03a2 3846     		mov	r0, r7
 1752 03a4 FFF7FEFF 		bl	_ntoa_long
ARM GAS  /tmp/cciT4MkT.s 			page 52


 1753              	.LVL163:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1754              		.loc 1 740 35 view .LVU488
 1755 03a8 0446     		mov	r4, r0
 1756              	.LVL164:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1757              		.loc 1 740 35 view .LVU489
 1758              	.LBE40:
 1759 03aa BEE7     		b	.L118
 1760              	.LVL165:
 1761              	.L120:
 1762              	.LBB41:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1763              		.loc 1 745 141 discriminator 2 view .LVU490
 1764 03ac 15F0800F 		tst	r5, #128
 1765 03b0 05D0     		beq	.L122
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1766              		.loc 1 744 129 view .LVU491
 1767 03b2 189A     		ldr	r2, [sp, #96]
 1768 03b4 111D     		adds	r1, r2, #4
 1769 03b6 1891     		str	r1, [sp, #96]
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1770              		.loc 1 744 118 view .LVU492
 1771 03b8 B2F90020 		ldrsh	r2, [r2]
 1772 03bc A1E7     		b	.L121
 1773              	.L122:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1774              		.loc 1 745 141 view .LVU493
 1775 03be 189A     		ldr	r2, [sp, #96]
 1776 03c0 111D     		adds	r1, r2, #4
 1777 03c2 1891     		str	r1, [sp, #96]
 1778 03c4 1268     		ldr	r2, [r2]
 1779 03c6 9CE7     		b	.L121
 1780              	.L178:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1781              		.loc 1 745 141 view .LVU494
 1782              	.LBE41:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1783              		.loc 1 754 29 is_stmt 1 view .LVU495
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1784              		.loc 1 754 35 is_stmt 0 view .LVU496
 1785 03c8 189A     		ldr	r2, [sp, #96]
 1786 03ca 0732     		adds	r2, r2, #7
 1787 03cc 22F00702 		bic	r2, r2, #7
 1788 03d0 02F10801 		add	r1, r2, #8
 1789 03d4 1891     		str	r1, [sp, #96]
 1790 03d6 0895     		str	r5, [sp, #32]
 1791 03d8 0A99     		ldr	r1, [sp, #40]
 1792 03da 0791     		str	r1, [sp, #28]
 1793 03dc CDF818A0 		str	r10, [sp, #24]
 1794 03e0 0021     		movs	r1, #0
 1795 03e2 0493     		str	r3, [sp, #16]
 1796 03e4 0591     		str	r1, [sp, #20]
 1797 03e6 0291     		str	r1, [sp, #8]
 1798 03e8 D2E90023 		ldrd	r2, [r2]
 1799 03ec CDE90023 		strd	r2, [sp]
 1800 03f0 3346     		mov	r3, r6
ARM GAS  /tmp/cciT4MkT.s 			page 53


 1801              	.LVL166:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1802              		.loc 1 754 35 view .LVU497
 1803 03f2 2246     		mov	r2, r4
 1804 03f4 5946     		mov	r1, fp
 1805 03f6 3846     		mov	r0, r7
 1806 03f8 FFF7FEFF 		bl	_ntoa_long_long
 1807              	.LVL167:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1808              		.loc 1 754 35 view .LVU498
 1809 03fc 0446     		mov	r4, r0
 1810              	.LVL168:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1811              		.loc 1 754 35 view .LVU499
 1812 03fe 94E7     		b	.L118
 1813              	.LVL169:
 1814              	.L179:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1815              		.loc 1 758 29 is_stmt 1 view .LVU500
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1816              		.loc 1 758 35 is_stmt 0 view .LVU501
 1817 0400 189A     		ldr	r2, [sp, #96]
 1818 0402 111D     		adds	r1, r2, #4
 1819 0404 1891     		str	r1, [sp, #96]
 1820 0406 0595     		str	r5, [sp, #20]
 1821 0408 0A99     		ldr	r1, [sp, #40]
 1822 040a 0491     		str	r1, [sp, #16]
 1823 040c CDF80CA0 		str	r10, [sp, #12]
 1824 0410 0293     		str	r3, [sp, #8]
 1825 0412 0023     		movs	r3, #0
 1826              	.LVL170:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1827              		.loc 1 758 35 view .LVU502
 1828 0414 0193     		str	r3, [sp, #4]
 1829 0416 1368     		ldr	r3, [r2]
 1830 0418 0093     		str	r3, [sp]
 1831 041a 3346     		mov	r3, r6
 1832 041c 2246     		mov	r2, r4
 1833 041e 5946     		mov	r1, fp
 1834 0420 3846     		mov	r0, r7
 1835 0422 FFF7FEFF 		bl	_ntoa_long
 1836              	.LVL171:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1837              		.loc 1 758 35 view .LVU503
 1838 0426 0446     		mov	r4, r0
 1839              	.LVL172:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1840              		.loc 1 758 35 view .LVU504
 1841 0428 7FE7     		b	.L118
 1842              	.LVL173:
 1843              	.L125:
 1844              	.LBB42:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1845              		.loc 1 762 186 discriminator 2 view .LVU505
 1846 042a 15F0800F 		tst	r5, #128
 1847 042e 04D0     		beq	.L127
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
ARM GAS  /tmp/cciT4MkT.s 			page 54


 1848              		.loc 1 762 161 view .LVU506
 1849 0430 189A     		ldr	r2, [sp, #96]
 1850 0432 111D     		adds	r1, r2, #4
 1851 0434 1891     		str	r1, [sp, #96]
 1852 0436 1288     		ldrh	r2, [r2]
 1853 0438 3FE7     		b	.L126
 1854              	.L127:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1855              		.loc 1 762 186 view .LVU507
 1856 043a 189A     		ldr	r2, [sp, #96]
 1857 043c 111D     		adds	r1, r2, #4
 1858 043e 1891     		str	r1, [sp, #96]
 1859 0440 1268     		ldr	r2, [r2]
 1860 0442 3AE7     		b	.L126
 1861              	.LVL174:
 1862              	.L105:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1863              		.loc 1 762 186 view .LVU508
 1864              	.LBE42:
 1865              	.LBE35:
 1866              	.LBB43:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1867              		.loc 1 789 21 is_stmt 1 view .LVU509
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1868              		.loc 1 791 21 view .LVU510
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1869              		.loc 1 791 23 is_stmt 0 view .LVU511
 1870 0444 15F00205 		ands	r5, r5, #2
 1871              	.LVL175:
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1872              		.loc 1 791 23 view .LVU512
 1873 0448 1FD0     		beq	.L162
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1874              		.loc 1 789 34 view .LVU513
 1875 044a 4FF00108 		mov	r8, #1
 1876              	.LVL176:
 1877              	.L129:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1878              		.loc 1 797 21 is_stmt 1 view .LVU514
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1879              		.loc 1 797 31 is_stmt 0 view .LVU515
 1880 044e 1898     		ldr	r0, [sp, #96]
 1881 0450 031D     		adds	r3, r0, #4
 1882 0452 1893     		str	r3, [sp, #96]
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1883              		.loc 1 797 21 view .LVU516
 1884 0454 04F10109 		add	r9, r4, #1
 1885              	.LVL177:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1886              		.loc 1 797 21 view .LVU517
 1887 0458 3346     		mov	r3, r6
 1888 045a 2246     		mov	r2, r4
 1889 045c 5946     		mov	r1, fp
 1890 045e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1891 0460 B847     		blx	r7
 1892              	.LVL178:
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
ARM GAS  /tmp/cciT4MkT.s 			page 55


 1893              		.loc 1 799 21 is_stmt 1 view .LVU518
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1894              		.loc 1 799 23 is_stmt 0 view .LVU519
 1895 0462 BDB9     		cbnz	r5, .L183
 1896              	.LVL179:
 1897              	.L132:
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1898              		.loc 1 804 21 is_stmt 1 view .LVU520
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1899              		.loc 1 804 27 is_stmt 0 view .LVU521
 1900 0464 0D9B     		ldr	r3, [sp, #52]
 1901 0466 0133     		adds	r3, r3, #1
 1902 0468 0D93     		str	r3, [sp, #52]
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1903              		.loc 1 805 21 is_stmt 1 view .LVU522
 1904 046a 4C46     		mov	r4, r9
 1905 046c D3E5     		b	.L149
 1906              	.LVL180:
 1907              	.L130:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1908              		.loc 1 793 29 view .LVU523
 1909 046e 02F10109 		add	r9, r2, #1
 1910              	.LVL181:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1911              		.loc 1 793 29 is_stmt 0 view .LVU524
 1912 0472 3346     		mov	r3, r6
 1913 0474 5946     		mov	r1, fp
 1914 0476 2020     		movs	r0, #32
 1915 0478 B847     		blx	r7
 1916              	.LVL182:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1917              		.loc 1 792 32 view .LVU525
 1918 047a 4346     		mov	r3, r8
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1919              		.loc 1 793 29 view .LVU526
 1920 047c 4A46     		mov	r2, r9
 1921              	.LVL183:
 1922              	.L128:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1923              		.loc 1 792 30 is_stmt 1 view .LVU527
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1924              		.loc 1 792 32 is_stmt 0 view .LVU528
 1925 047e 03F10108 		add	r8, r3, #1
 1926              	.LVL184:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1927              		.loc 1 792 30 view .LVU529
 1928 0482 9A45     		cmp	r10, r3
 1929 0484 F3D8     		bhi	.L130
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1930              		.loc 1 792 30 view .LVU530
 1931 0486 1446     		mov	r4, r2
 1932 0488 E1E7     		b	.L129
 1933              	.LVL185:
 1934              	.L162:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1935              		.loc 1 789 34 view .LVU531
 1936 048a 0123     		movs	r3, #1
ARM GAS  /tmp/cciT4MkT.s 			page 56


 1937 048c DDF828A0 		ldr	r10, [sp, #40]
 1938              	.LVL186:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1939              		.loc 1 789 34 view .LVU532
 1940 0490 2246     		mov	r2, r4
 1941 0492 F4E7     		b	.L128
 1942              	.LVL187:
 1943              	.L183:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1944              		.loc 1 789 34 view .LVU533
 1945 0494 4A46     		mov	r2, r9
 1946 0496 DDF82890 		ldr	r9, [sp, #40]
 1947              	.LVL188:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1948              		.loc 1 789 34 view .LVU534
 1949 049a 06E0     		b	.L131
 1950              	.LVL189:
 1951              	.L133:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1952              		.loc 1 801 29 is_stmt 1 view .LVU535
 1953 049c 551C     		adds	r5, r2, #1
 1954              	.LVL190:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1955              		.loc 1 801 29 is_stmt 0 view .LVU536
 1956 049e 3346     		mov	r3, r6
 1957 04a0 5946     		mov	r1, fp
 1958 04a2 2020     		movs	r0, #32
 1959 04a4 B847     		blx	r7
 1960              	.LVL191:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1961              		.loc 1 800 32 view .LVU537
 1962 04a6 A046     		mov	r8, r4
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1963              		.loc 1 801 29 view .LVU538
 1964 04a8 2A46     		mov	r2, r5
 1965              	.LVL192:
 1966              	.L131:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1967              		.loc 1 800 30 is_stmt 1 view .LVU539
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1968              		.loc 1 800 32 is_stmt 0 view .LVU540
 1969 04aa 08F10104 		add	r4, r8, #1
 1970              	.LVL193:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1971              		.loc 1 800 30 view .LVU541
 1972 04ae C145     		cmp	r9, r8
 1973 04b0 F4D8     		bhi	.L133
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1974              		.loc 1 800 30 view .LVU542
 1975 04b2 9146     		mov	r9, r2
 1976 04b4 D6E7     		b	.L132
 1977              	.LVL194:
 1978              	.L104:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1979              		.loc 1 800 30 view .LVU543
 1980              	.LBE43:
 1981              	.LBB44:
ARM GAS  /tmp/cciT4MkT.s 			page 57


 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1982              		.loc 1 809 21 is_stmt 1 view .LVU544
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1983              		.loc 1 809 34 is_stmt 0 view .LVU545
 1984 04b6 189B     		ldr	r3, [sp, #96]
 1985 04b8 1A1D     		adds	r2, r3, #4
 1986 04ba 1892     		str	r2, [sp, #96]
 1987 04bc D3F80090 		ldr	r9, [r3]
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1988              		.loc 1 810 21 is_stmt 1 view .LVU546
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1989              		.loc 1 810 38 is_stmt 0 view .LVU547
 1990 04c0 BAF1000F 		cmp	r10, #0
 1991 04c4 1ED1     		bne	.L134
 1992 04c6 4FF0FF33 		mov	r3, #-1
 1993              	.L135:
 1994 04ca C846     		mov	r8, r9
 1995 04cc 02E0     		b	.L136
 1996              	.LVL195:
 1997              	.L138:
 1998              	.LBB45:
 1999              	.LBB46:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2000              		.loc 1 147 39 is_stmt 1 view .LVU548
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2001              		.loc 1 147 35 view .LVU549
 2002 04ce 08F10108 		add	r8, r8, #1
 2003              	.LVL196:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2004              		.loc 1 147 31 is_stmt 0 view .LVU550
 2005 04d2 1346     		mov	r3, r2
 2006              	.LVL197:
 2007              	.L136:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2008              		.loc 1 147 18 is_stmt 1 view .LVU551
 2009 04d4 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2010              		.loc 1 147 5 is_stmt 0 view .LVU552
 2011 04d8 12B1     		cbz	r2, .L137
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2012              		.loc 1 147 31 view .LVU553
 2013 04da 5A1E     		subs	r2, r3, #1
 2014              	.LVL198:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2015              		.loc 1 147 21 view .LVU554
 2016 04dc 002B     		cmp	r3, #0
 2017 04de F6D1     		bne	.L138
 2018              	.LVL199:
 2019              	.L137:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2020              		.loc 1 148 5 is_stmt 1 view .LVU555
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2021              		.loc 1 148 29 is_stmt 0 view .LVU556
 2022 04e0 A8EB0908 		sub	r8, r8, r9
 2023              	.LVL200:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2024              		.loc 1 148 29 view .LVU557
ARM GAS  /tmp/cciT4MkT.s 			page 58


 2025              	.LBE46:
 2026              	.LBE45:
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2027              		.loc 1 812 21 is_stmt 1 view .LVU558
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2028              		.loc 1 812 23 is_stmt 0 view .LVU559
 2029 04e4 15F48063 		ands	r3, r5, #1024
 2030 04e8 0B93     		str	r3, [sp, #44]
 2031 04ea 02D0     		beq	.L139
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2032              		.loc 1 813 25 is_stmt 1 view .LVU560
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2033              		.loc 1 813 27 is_stmt 0 view .LVU561
 2034 04ec D045     		cmp	r8, r10
 2035 04ee 28BF     		it	cs
 2036 04f0 D046     		movcs	r8, r10
 2037              	.LVL201:
 2038              	.L139:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2039              		.loc 1 815 21 is_stmt 1 view .LVU562
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2040              		.loc 1 815 23 is_stmt 0 view .LVU563
 2041 04f2 15F00203 		ands	r3, r5, #2
 2042 04f6 0C93     		str	r3, [sp, #48]
 2043 04f8 06D0     		beq	.L184
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2044              		.loc 1 815 23 view .LVU564
 2045 04fa 2246     		mov	r2, r4
 2046 04fc 5446     		mov	r4, r10
 2047              	.LVL202:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2048              		.loc 1 815 23 view .LVU565
 2049 04fe B246     		mov	r10, r6
 2050              	.LVL203:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2051              		.loc 1 815 23 view .LVU566
 2052 0500 0B9E     		ldr	r6, [sp, #44]
 2053              	.LVL204:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2054              		.loc 1 815 23 view .LVU567
 2055 0502 1DE0     		b	.L143
 2056              	.LVL205:
 2057              	.L134:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2058              		.loc 1 810 38 view .LVU568
 2059 0504 5346     		mov	r3, r10
 2060 0506 E0E7     		b	.L135
 2061              	.LVL206:
 2062              	.L184:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2063              		.loc 1 810 38 view .LVU569
 2064 0508 2246     		mov	r2, r4
 2065 050a 0A9C     		ldr	r4, [sp, #40]
 2066              	.LVL207:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2067              		.loc 1 810 38 view .LVU570
 2068 050c 4346     		mov	r3, r8
ARM GAS  /tmp/cciT4MkT.s 			page 59


 2069 050e 07E0     		b	.L140
 2070              	.LVL208:
 2071              	.L142:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2072              		.loc 1 817 29 is_stmt 1 view .LVU571
 2073 0510 02F10108 		add	r8, r2, #1
 2074              	.LVL209:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2075              		.loc 1 817 29 is_stmt 0 view .LVU572
 2076 0514 3346     		mov	r3, r6
 2077 0516 5946     		mov	r1, fp
 2078 0518 2020     		movs	r0, #32
 2079 051a B847     		blx	r7
 2080              	.LVL210:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2081              		.loc 1 816 32 view .LVU573
 2082 051c 2B46     		mov	r3, r5
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2083              		.loc 1 817 29 view .LVU574
 2084 051e 4246     		mov	r2, r8
 2085              	.LVL211:
 2086              	.L140:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2087              		.loc 1 816 30 is_stmt 1 view .LVU575
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2088              		.loc 1 816 32 is_stmt 0 view .LVU576
 2089 0520 5D1C     		adds	r5, r3, #1
 2090              	.LVL212:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2091              		.loc 1 816 30 view .LVU577
 2092 0522 9C42     		cmp	r4, r3
 2093 0524 F4D8     		bhi	.L142
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2094              		.loc 1 816 32 view .LVU578
 2095 0526 A846     		mov	r8, r5
 2096 0528 5446     		mov	r4, r10
 2097 052a B246     		mov	r10, r6
 2098              	.LVL213:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2099              		.loc 1 816 32 view .LVU579
 2100 052c 0B9E     		ldr	r6, [sp, #44]
 2101              	.LVL214:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2102              		.loc 1 816 32 view .LVU580
 2103 052e 07E0     		b	.L143
 2104              	.LVL215:
 2105              	.L163:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2106              		.loc 1 821 80 view .LVU581
 2107 0530 1C46     		mov	r4, r3
 2108              	.LVL216:
 2109              	.L145:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2110              		.loc 1 822 25 is_stmt 1 view .LVU582
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2111              		.loc 1 822 32 is_stmt 0 view .LVU583
 2112 0532 09F10109 		add	r9, r9, #1
ARM GAS  /tmp/cciT4MkT.s 			page 60


 2113              	.LVL217:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2114              		.loc 1 822 25 view .LVU584
 2115 0536 551C     		adds	r5, r2, #1
 2116              	.LVL218:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2117              		.loc 1 822 25 view .LVU585
 2118 0538 5346     		mov	r3, r10
 2119 053a 5946     		mov	r1, fp
 2120 053c B847     		blx	r7
 2121              	.LVL219:
 2122 053e 2A46     		mov	r2, r5
 2123              	.LVL220:
 2124              	.L143:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2125              		.loc 1 821 26 is_stmt 1 view .LVU586
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2126              		.loc 1 821 28 is_stmt 0 view .LVU587
 2127 0540 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2128              		.loc 1 821 26 view .LVU588
 2129 0544 20B1     		cbz	r0, .L144
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2130              		.loc 1 821 37 discriminator 1 view .LVU589
 2131 0546 002E     		cmp	r6, #0
 2132 0548 F3D0     		beq	.L145
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2133              		.loc 1 821 80 discriminator 2 view .LVU590
 2134 054a 631E     		subs	r3, r4, #1
 2135              	.LVL221:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2136              		.loc 1 821 68 discriminator 2 view .LVU591
 2137 054c 002C     		cmp	r4, #0
 2138 054e EFD1     		bne	.L163
 2139              	.LVL222:
 2140              	.L144:
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2141              		.loc 1 825 23 view .LVU592
 2142 0550 1446     		mov	r4, r2
 2143 0552 5646     		mov	r6, r10
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2144              		.loc 1 825 21 is_stmt 1 view .LVU593
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2145              		.loc 1 825 23 is_stmt 0 view .LVU594
 2146 0554 0C9B     		ldr	r3, [sp, #48]
 2147 0556 1BB9     		cbnz	r3, .L185
 2148              	.LVL223:
 2149              	.L147:
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2150              		.loc 1 830 21 is_stmt 1 view .LVU595
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2151              		.loc 1 830 27 is_stmt 0 view .LVU596
 2152 0558 0D9B     		ldr	r3, [sp, #52]
 2153 055a 0133     		adds	r3, r3, #1
 2154 055c 0D93     		str	r3, [sp, #52]
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2155              		.loc 1 831 21 is_stmt 1 view .LVU597
ARM GAS  /tmp/cciT4MkT.s 			page 61


 2156 055e 5AE5     		b	.L149
 2157              	.LVL224:
 2158              	.L185:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2159              		.loc 1 831 21 is_stmt 0 view .LVU598
 2160 0560 DDF82890 		ldr	r9, [sp, #40]
 2161              	.LVL225:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2162              		.loc 1 831 21 view .LVU599
 2163 0564 06E0     		b	.L146
 2164              	.LVL226:
 2165              	.L148:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2166              		.loc 1 827 29 is_stmt 1 view .LVU600
 2167 0566 551C     		adds	r5, r2, #1
 2168              	.LVL227:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2169              		.loc 1 827 29 is_stmt 0 view .LVU601
 2170 0568 3346     		mov	r3, r6
 2171 056a 5946     		mov	r1, fp
 2172 056c 2020     		movs	r0, #32
 2173 056e B847     		blx	r7
 2174              	.LVL228:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2175              		.loc 1 826 32 view .LVU602
 2176 0570 A046     		mov	r8, r4
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2177              		.loc 1 827 29 view .LVU603
 2178 0572 2A46     		mov	r2, r5
 2179              	.LVL229:
 2180              	.L146:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2181              		.loc 1 826 30 is_stmt 1 view .LVU604
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2182              		.loc 1 826 32 is_stmt 0 view .LVU605
 2183 0574 08F10104 		add	r4, r8, #1
 2184              	.LVL230:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2185              		.loc 1 826 30 view .LVU606
 2186 0578 C145     		cmp	r9, r8
 2187 057a F4D8     		bhi	.L148
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2188              		.loc 1 826 30 view .LVU607
 2189 057c 1446     		mov	r4, r2
 2190              	.LVL231:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2191              		.loc 1 826 30 view .LVU608
 2192 057e EBE7     		b	.L147
 2193              	.LVL232:
 2194              	.L106:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2195              		.loc 1 826 30 view .LVU609
 2196              	.LBE44:
 2197              		.loc 1 835 17 is_stmt 1 view .LVU610
 2198 0580 651C     		adds	r5, r4, #1
 2199              	.LVL233:
 2200              		.loc 1 835 17 is_stmt 0 view .LVU611
ARM GAS  /tmp/cciT4MkT.s 			page 62


 2201 0582 3346     		mov	r3, r6
 2202 0584 2246     		mov	r2, r4
 2203 0586 5946     		mov	r1, fp
 2204 0588 2520     		movs	r0, #37
 2205 058a B847     		blx	r7
 2206              	.LVL234:
 836:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2207              		.loc 1 836 17 is_stmt 1 view .LVU612
 2208              		.loc 1 836 23 is_stmt 0 view .LVU613
 2209 058c 0D9B     		ldr	r3, [sp, #52]
 2210 058e 0133     		adds	r3, r3, #1
 2211 0590 0D93     		str	r3, [sp, #52]
 837:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2212              		.loc 1 837 17 is_stmt 1 view .LVU614
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2213              		.loc 1 835 17 is_stmt 0 view .LVU615
 2214 0592 2C46     		mov	r4, r5
 2215              		.loc 1 837 17 view .LVU616
 2216 0594 3FE5     		b	.L149
 2217              	.LVL235:
 2218              	.L101:
 838:Middlewares/lvgl/src/misc/lv_printf.c **** 
 839:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 out(*format, buffer, idx++, maxlen);
 2219              		.loc 1 840 17 is_stmt 1 view .LVU617
 2220 0596 651C     		adds	r5, r4, #1
 2221              	.LVL236:
 2222              		.loc 1 840 17 is_stmt 0 view .LVU618
 2223 0598 3346     		mov	r3, r6
 2224 059a 2246     		mov	r2, r4
 2225 059c 5946     		mov	r1, fp
 2226 059e B847     		blx	r7
 2227              	.LVL237:
 841:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2228              		.loc 1 841 17 is_stmt 1 view .LVU619
 2229              		.loc 1 841 23 is_stmt 0 view .LVU620
 2230 05a0 0D9B     		ldr	r3, [sp, #52]
 2231 05a2 0133     		adds	r3, r3, #1
 2232 05a4 0D93     		str	r3, [sp, #52]
 842:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2233              		.loc 1 842 17 is_stmt 1 view .LVU621
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2234              		.loc 1 840 17 is_stmt 0 view .LVU622
 2235 05a6 2C46     		mov	r4, r5
 2236              		.loc 1 842 17 view .LVU623
 2237 05a8 35E5     		b	.L149
 2238              	.LVL238:
 2239              	.L168:
 558:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 2240              		.loc 1 558 13 view .LVU624
 2241 05aa 074F     		ldr	r7, .L186
 2242 05ac 32E5     		b	.L74
 2243              	.LVL239:
 2244              	.L169:
 843:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 844:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 845:Middlewares/lvgl/src/misc/lv_printf.c **** 
ARM GAS  /tmp/cciT4MkT.s 			page 63


 846:Middlewares/lvgl/src/misc/lv_printf.c ****     // termination
 847:Middlewares/lvgl/src/misc/lv_printf.c ****     out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 2245              		.loc 1 847 5 is_stmt 1 view .LVU625
 2246 05ae B442     		cmp	r4, r6
 2247 05b0 01D3     		bcc	.L164
 2248              		.loc 1 847 5 is_stmt 0 discriminator 1 view .LVU626
 2249 05b2 721E     		subs	r2, r6, #1
 2250 05b4 00E0     		b	.L151
 2251              	.L164:
 2252              		.loc 1 847 5 view .LVU627
 2253 05b6 2246     		mov	r2, r4
 2254              	.L151:
 2255              		.loc 1 847 5 discriminator 4 view .LVU628
 2256 05b8 3346     		mov	r3, r6
 2257 05ba 5946     		mov	r1, fp
 2258 05bc 0020     		movs	r0, #0
 2259 05be B847     		blx	r7
 2260              	.LVL240:
 848:Middlewares/lvgl/src/misc/lv_printf.c **** 
 849:Middlewares/lvgl/src/misc/lv_printf.c ****     // return written chars without terminating \0
 850:Middlewares/lvgl/src/misc/lv_printf.c ****     return (int)idx;
 2261              		.loc 1 850 5 is_stmt 1 discriminator 4 view .LVU629
 851:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2262              		.loc 1 851 1 is_stmt 0 discriminator 4 view .LVU630
 2263 05c0 2046     		mov	r0, r4
 2264 05c2 0FB0     		add	sp, sp, #60
 2265              	.LCFI16:
 2266              		.cfi_def_cfa_offset 36
 2267              		@ sp needed
 2268 05c4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2269              	.LVL241:
 2270              	.L187:
 2271              		.loc 1 851 1 discriminator 4 view .LVU631
 2272              		.align	2
 2273              	.L186:
 2274 05c8 00000000 		.word	_out_null
 2275              		.cfi_endproc
 2276              	.LFE9:
 2278              		.section	.text.lv_snprintf,"ax",%progbits
 2279              		.align	1
 2280              		.global	lv_snprintf
 2281              		.syntax unified
 2282              		.thumb
 2283              		.thumb_func
 2284              		.fpu fpv4-sp-d16
 2286              	lv_snprintf:
 2287              	.LVL242:
 2288              	.LFB10:
 852:Middlewares/lvgl/src/misc/lv_printf.c **** 
 853:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
 854:Middlewares/lvgl/src/misc/lv_printf.c **** 
 855:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_snprintf(char * buffer, size_t count, const char * format, ...)
 856:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2289              		.loc 1 856 1 is_stmt 1 view -0
 2290              		.cfi_startproc
 2291              		@ args = 4, pretend = 8, frame = 8
 2292              		@ frame_needed = 0, uses_anonymous_args = 1
ARM GAS  /tmp/cciT4MkT.s 			page 64


 2293              		.loc 1 856 1 is_stmt 0 view .LVU633
 2294 0000 0CB4     		push	{r2, r3}
 2295              	.LCFI17:
 2296              		.cfi_def_cfa_offset 8
 2297              		.cfi_offset 2, -8
 2298              		.cfi_offset 3, -4
 2299 0002 10B5     		push	{r4, lr}
 2300              	.LCFI18:
 2301              		.cfi_def_cfa_offset 16
 2302              		.cfi_offset 4, -16
 2303              		.cfi_offset 14, -12
 2304 0004 84B0     		sub	sp, sp, #16
 2305              	.LCFI19:
 2306              		.cfi_def_cfa_offset 32
 2307 0006 0A46     		mov	r2, r1
 2308 0008 06AC     		add	r4, sp, #24
 2309 000a 54F8043B 		ldr	r3, [r4], #4
 857:Middlewares/lvgl/src/misc/lv_printf.c ****     va_list va;
 2310              		.loc 1 857 5 is_stmt 1 view .LVU634
 858:Middlewares/lvgl/src/misc/lv_printf.c ****     va_start(va, format);
 2311              		.loc 1 858 5 view .LVU635
 2312 000e 0394     		str	r4, [sp, #12]
 859:Middlewares/lvgl/src/misc/lv_printf.c ****     const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 2313              		.loc 1 859 5 view .LVU636
 2314              		.loc 1 859 21 is_stmt 0 view .LVU637
 2315 0010 0094     		str	r4, [sp]
 2316 0012 0146     		mov	r1, r0
 2317              	.LVL243:
 2318              		.loc 1 859 21 view .LVU638
 2319 0014 0348     		ldr	r0, .L190
 2320              	.LVL244:
 2321              		.loc 1 859 21 view .LVU639
 2322 0016 FFF7FEFF 		bl	_vsnprintf
 2323              	.LVL245:
 860:Middlewares/lvgl/src/misc/lv_printf.c ****     va_end(va);
 2324              		.loc 1 860 5 is_stmt 1 view .LVU640
 861:Middlewares/lvgl/src/misc/lv_printf.c ****     return ret;
 2325              		.loc 1 861 5 view .LVU641
 862:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2326              		.loc 1 862 1 is_stmt 0 view .LVU642
 2327 001a 04B0     		add	sp, sp, #16
 2328              	.LCFI20:
 2329              		.cfi_def_cfa_offset 16
 2330              		@ sp needed
 2331 001c BDE81040 		pop	{r4, lr}
 2332              	.LCFI21:
 2333              		.cfi_restore 14
 2334              		.cfi_restore 4
 2335              		.cfi_def_cfa_offset 8
 2336 0020 02B0     		add	sp, sp, #8
 2337              	.LCFI22:
 2338              		.cfi_restore 3
 2339              		.cfi_restore 2
 2340              		.cfi_def_cfa_offset 0
 2341 0022 7047     		bx	lr
 2342              	.L191:
 2343              		.align	2
ARM GAS  /tmp/cciT4MkT.s 			page 65


 2344              	.L190:
 2345 0024 00000000 		.word	_out_buffer
 2346              		.cfi_endproc
 2347              	.LFE10:
 2349              		.section	.text.lv_vsnprintf,"ax",%progbits
 2350              		.align	1
 2351              		.global	lv_vsnprintf
 2352              		.syntax unified
 2353              		.thumb
 2354              		.thumb_func
 2355              		.fpu fpv4-sp-d16
 2357              	lv_vsnprintf:
 2358              	.LVL246:
 2359              	.LFB11:
 863:Middlewares/lvgl/src/misc/lv_printf.c **** 
 864:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_vsnprintf(char * buffer, size_t count, const char * format, va_list va)
 865:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2360              		.loc 1 865 1 is_stmt 1 view -0
 2361              		.cfi_startproc
 2362              		@ args = 0, pretend = 0, frame = 0
 2363              		@ frame_needed = 0, uses_anonymous_args = 0
 2364              		.loc 1 865 1 is_stmt 0 view .LVU644
 2365 0000 00B5     		push	{lr}
 2366              	.LCFI23:
 2367              		.cfi_def_cfa_offset 4
 2368              		.cfi_offset 14, -4
 2369 0002 83B0     		sub	sp, sp, #12
 2370              	.LCFI24:
 2371              		.cfi_def_cfa_offset 16
 866:Middlewares/lvgl/src/misc/lv_printf.c ****     return _vsnprintf(_out_buffer, buffer, count, format, va);
 2372              		.loc 1 866 5 is_stmt 1 view .LVU645
 2373              		.loc 1 866 12 is_stmt 0 view .LVU646
 2374 0004 0093     		str	r3, [sp]
 2375 0006 1346     		mov	r3, r2
 2376              	.LVL247:
 2377              		.loc 1 866 12 view .LVU647
 2378 0008 0A46     		mov	r2, r1
 2379              	.LVL248:
 2380              		.loc 1 866 12 view .LVU648
 2381 000a 0146     		mov	r1, r0
 2382              	.LVL249:
 2383              		.loc 1 866 12 view .LVU649
 2384 000c 0248     		ldr	r0, .L194
 2385              	.LVL250:
 2386              		.loc 1 866 12 view .LVU650
 2387 000e FFF7FEFF 		bl	_vsnprintf
 2388              	.LVL251:
 867:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2389              		.loc 1 867 1 view .LVU651
 2390 0012 03B0     		add	sp, sp, #12
 2391              	.LCFI25:
 2392              		.cfi_def_cfa_offset 4
 2393              		@ sp needed
 2394 0014 5DF804FB 		ldr	pc, [sp], #4
 2395              	.L195:
 2396              		.align	2
 2397              	.L194:
ARM GAS  /tmp/cciT4MkT.s 			page 66


 2398 0018 00000000 		.word	_out_buffer
 2399              		.cfi_endproc
 2400              	.LFE11:
 2402              		.text
 2403              	.Letext0:
 2404              		.file 2 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.2.1/include/stdarg.h"
 2405              		.file 3 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h"
 2406              		.file 4 "<built-in>"
ARM GAS  /tmp/cciT4MkT.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_printf.c
     /tmp/cciT4MkT.s:18     .text._out_buffer:0000000000000000 $t
     /tmp/cciT4MkT.s:25     .text._out_buffer:0000000000000000 _out_buffer
     /tmp/cciT4MkT.s:48     .text._out_null:0000000000000000 $t
     /tmp/cciT4MkT.s:54     .text._out_null:0000000000000000 _out_null
     /tmp/cciT4MkT.s:72     .text._atoi:0000000000000000 $t
     /tmp/cciT4MkT.s:78     .text._atoi:0000000000000000 _atoi
     /tmp/cciT4MkT.s:143    .text._out_rev:0000000000000000 $t
     /tmp/cciT4MkT.s:149    .text._out_rev:0000000000000000 _out_rev
     /tmp/cciT4MkT.s:283    .text._ntoa_format:0000000000000000 $t
     /tmp/cciT4MkT.s:289    .text._ntoa_format:0000000000000000 _ntoa_format
     /tmp/cciT4MkT.s:567    .text._ntoa_long:0000000000000000 $t
     /tmp/cciT4MkT.s:573    .text._ntoa_long:0000000000000000 _ntoa_long
     /tmp/cciT4MkT.s:722    .text._ntoa_long_long:0000000000000000 $t
     /tmp/cciT4MkT.s:728    .text._ntoa_long_long:0000000000000000 _ntoa_long_long
     /tmp/cciT4MkT.s:899    .text._vsnprintf:0000000000000000 $t
     /tmp/cciT4MkT.s:905    .text._vsnprintf:0000000000000000 _vsnprintf
     /tmp/cciT4MkT.s:997    .text._vsnprintf:000000000000004e $d
     /tmp/cciT4MkT.s:1065   .text._vsnprintf:000000000000008c $d
     /tmp/cciT4MkT.s:1353   .text._vsnprintf:000000000000018a $d
     /tmp/cciT4MkT.s:1437   .text._vsnprintf:0000000000000232 $t
     /tmp/cciT4MkT.s:2274   .text._vsnprintf:00000000000005c8 $d
     /tmp/cciT4MkT.s:2279   .text.lv_snprintf:0000000000000000 $t
     /tmp/cciT4MkT.s:2286   .text.lv_snprintf:0000000000000000 lv_snprintf
     /tmp/cciT4MkT.s:2345   .text.lv_snprintf:0000000000000024 $d
     /tmp/cciT4MkT.s:2350   .text.lv_vsnprintf:0000000000000000 $t
     /tmp/cciT4MkT.s:2357   .text.lv_vsnprintf:0000000000000000 lv_vsnprintf
     /tmp/cciT4MkT.s:2398   .text.lv_vsnprintf:0000000000000018 $d
     /tmp/cciT4MkT.s:1014   .text._vsnprintf:000000000000005f $d
     /tmp/cciT4MkT.s:1014   .text._vsnprintf:0000000000000060 $t
     /tmp/cciT4MkT.s:1085   .text._vsnprintf:000000000000009f $d
     /tmp/cciT4MkT.s:1085   .text._vsnprintf:00000000000000a0 $t

UNDEFINED SYMBOLS
__aeabi_uldivmod
