
---------- Begin Simulation Statistics ----------
final_tick                                14084773500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248328                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436628                       # Number of bytes of host memory used
host_op_rate                                   415689                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.32                       # Real time elapsed on the host
host_tick_rate                              212363446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16470059                       # Number of instructions simulated
sim_ops                                      27570094                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014085                       # Number of seconds simulated
sim_ticks                                 14084773500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               89                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     89                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.816955                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871972                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157447                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2427                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003165                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1716                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5240852                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.354993                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443176                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          217                       # TLB misses on write requests
system.cpu0.numCycles                        28169547                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22928695                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6470059                       # Number of instructions committed
system.cpu1.committedOps                     10642163                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.353830                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3291128                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1026557                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2539                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     456052                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           85                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        7184396                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.229683                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3028767                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          251                       # TLB misses on write requests
system.cpu1.numCycles                        28169534                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               8459      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                9013194     84.69%     84.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.06%     84.83% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1578      0.01%     84.85% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      1.31%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     86.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     86.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     86.18% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     86.18% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.02%     86.20% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.17%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.27%     86.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     86.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     86.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.33%     86.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.46%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.43% # Class of committed instruction
system.cpu1.op_class_0::MemRead                822036      7.72%     95.15% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389678      3.66%     98.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.76%     99.57% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.43%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10642163                       # Class of committed instruction
system.cpu1.tickCycles                       20985138                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        46972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94968                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       480245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       960555                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            388                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              34640                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19944                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27028                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13356                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34640                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       142964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       142964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 142964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47996                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47996    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47996                       # Request fanout histogram
system.membus.reqLayer4.occupancy           186792000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          253329500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429314                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429314                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429314                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429314                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13815                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13815                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13815                       # number of overall misses
system.cpu0.icache.overall_misses::total        13815                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    393523000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    393523000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    393523000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    393523000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443129                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443129                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443129                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443129                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005655                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005655                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005655                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005655                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28485.197249                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28485.197249                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28485.197249                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28485.197249                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13799                       # number of writebacks
system.cpu0.icache.writebacks::total            13799                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13815                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13815                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    379708000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    379708000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    379708000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    379708000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005655                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005655                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005655                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005655                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27485.197249                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27485.197249                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27485.197249                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27485.197249                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13799                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429314                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429314                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13815                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13815                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    393523000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    393523000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005655                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005655                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28485.197249                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28485.197249                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    379708000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    379708000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27485.197249                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27485.197249                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.998986                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443129                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13815                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.846109                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.998986                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999937                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19558847                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19558847                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861495                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861495                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5862111                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5862111                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226451                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226451                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233226                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233226                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4116152994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4116152994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4116152994                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4116152994                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087946                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087946                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095337                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095337                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038263                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038263                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18176.793187                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18176.793187                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17648.774125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17648.774125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2207                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    84.884615                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60409                       # number of writebacks
system.cpu0.dcache.writebacks::total            60409                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8819                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8819                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221375                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3656989000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3656989000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3948571500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3948571500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16803.544516                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16803.544516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17836.573687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17836.573687                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221359                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163058                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163058                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2455766000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2455766000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039327                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039327                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15060.690061                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15060.690061                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2272623000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2272623000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13974.536667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13974.536667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878296                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878296                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63393                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63393                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1660386994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1660386994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26191.961163                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26191.961163                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8387                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8387                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55006                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55006                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1384366000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1384366000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25167.545359                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25167.545359                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          616                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          616                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6775                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6775                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.916655                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.916655                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    291582500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    291582500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 77900.748063                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 77900.748063                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998898                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083486                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.480456                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998898                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984071                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984071                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2961825                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2961825                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2961825                       # number of overall hits
system.cpu1.icache.overall_hits::total        2961825                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        66878                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         66878                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        66878                       # number of overall misses
system.cpu1.icache.overall_misses::total        66878                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1276310500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1276310500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1276310500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1276310500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3028703                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3028703                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3028703                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3028703                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.022081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.022081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.022081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.022081                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19084.160711                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19084.160711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19084.160711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19084.160711                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66862                       # number of writebacks
system.cpu1.icache.writebacks::total            66862                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66878                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66878                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66878                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66878                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1209432500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1209432500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1209432500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1209432500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.022081                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.022081                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.022081                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.022081                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18084.160711                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18084.160711                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18084.160711                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18084.160711                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66862                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2961825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2961825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        66878                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        66878                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1276310500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1276310500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3028703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3028703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.022081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.022081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19084.160711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19084.160711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66878                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66878                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1209432500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1209432500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.022081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.022081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18084.160711                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18084.160711                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998962                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3028703                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66878                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            45.286985                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998962                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24296502                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24296502                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1267503                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1267503                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1267560                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1267560                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       187908                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187908                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       187965                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187965                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4179141000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4179141000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4179141000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4179141000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1455411                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1455411                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1455525                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1455525                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.129110                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.129110                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.129139                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.129139                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 22240.356983                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22240.356983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 22233.612641                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22233.612641                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       159287                       # number of writebacks
system.cpu1.dcache.writebacks::total           159287                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9723                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9723                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       178185                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       178185                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       178242                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       178242                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3564910000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3564910000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3565818000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3565818000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.122429                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.122429                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.122459                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.122459                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 20006.790695                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20006.790695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20005.486922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20005.486922                       # average overall mshr miss latency
system.cpu1.dcache.replacements                178225                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       851762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         851762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       168514                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       168514                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3294250500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3294250500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1020276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1020276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165165                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165165                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 19548.823837                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19548.823837                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       167049                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       167049                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3069269500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3069269500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163729                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163729                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 18373.468264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18373.468264                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       415741                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        415741                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        19394                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        19394                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    884890500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    884890500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435135                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435135                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.044570                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044570                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 45627.023822                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45627.023822                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8258                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8258                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    495640500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    495640500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.025592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 44507.947198                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44507.947198                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       908000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       908000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 15929.824561                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 15929.824561                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999018                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1445801                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           178241                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.111495                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           199500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999018                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999939                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11822441                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11822441                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              205387                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               61918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              154194                       # number of demand (read+write) hits
system.l2.demand_hits::total                   432314                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10815                       # number of overall hits
system.l2.overall_hits::.cpu0.data             205387                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              61918                       # number of overall hits
system.l2.overall_hits::.cpu1.data             154194                       # number of overall hits
system.l2.overall_hits::total                  432314                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             24048                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47996                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3000                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15988                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4960                       # number of overall misses
system.l2.overall_misses::.cpu1.data            24048                       # number of overall misses
system.l2.overall_misses::total                 47996                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    240448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1309135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    406495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1669548500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3625627000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    240448000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1309135500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    406495000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1669548500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3625627000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          178242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               480310                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         178242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              480310                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.217155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.074165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.134918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.099927                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.217155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.074165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.134918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.099927                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80149.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81882.380535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81954.637097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 69425.669494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75540.190849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80149.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81882.380535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81954.637097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 69425.669494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75540.190849                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               19944                       # number of writebacks
system.l2.writebacks::total                     19944                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        24048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        24048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47996                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    210448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1149255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    356895000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1429068500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3145667000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    210448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1149255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    356895000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1429068500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3145667000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.217155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.072221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.074165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.134918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.099927                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.217155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.072221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.074165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.134918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099927                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70149.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71882.380535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71954.637097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 59425.669494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65540.190849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70149.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71882.380535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71954.637097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 59425.669494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65540.190849                       # average overall mshr miss latency
system.l2.replacements                          47344                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       219696                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           219696                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       219696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       219696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80661                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80661                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80661                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80661                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52786                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13356                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    660035500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    417492500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1077528000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.143330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.491379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.201929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83718.353628                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 76296.144006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80677.448338                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    581195500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    362772500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    943968000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.143330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.491379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.201929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73718.353628                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 66296.144006                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70677.448338                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         61918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    240448000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    406495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    646943000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.217155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.074165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.098645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80149.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81954.637097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81274.246231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    210448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    356895000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    567343000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.217155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.074165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.098645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70149.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71954.637097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71274.246231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       148530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            306795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        18576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    649100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1252056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1901156000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       167106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        333475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.048711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.111163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80096.248766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 67401.808786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71257.721139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        18576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    568060000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1066296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1634356000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.111163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70096.248766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 57401.808786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61257.721139                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.296488                       # Cycle average of tags in use
system.l2.tags.total_refs                      960538                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.858956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.012897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       70.159943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      365.217810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       52.115220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      513.790619                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.068516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.356658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.050894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.501749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998336                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7732800                       # Number of tag accesses
system.l2.tags.data_accesses                  7732800                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        192000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1023232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        317440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1539072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3071744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       192000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       317440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        509440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1276416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1276416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          24048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13631742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         72648098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         22537814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        109272045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             218089698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13631742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     22537814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36169556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90623822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90623822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90623822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13631742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        72648098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        22537814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       109272045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            308713520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     17381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000468238500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1152                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              103794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18499                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19944                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6952                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   309                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              546                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    474107250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  205220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1243682250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11551.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30301.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16591                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.956849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.360030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.884499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4249     30.76%     30.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4341     31.43%     62.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1397     10.11%     72.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          952      6.89%     79.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1176      8.51%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          366      2.65%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          243      1.76%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          192      1.39%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          896      6.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.623264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.927593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.430319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            772     67.01%     67.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           246     21.35%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            69      5.99%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           29      2.52%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           15      1.30%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.35%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.17%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.61%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.26%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1152                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.026042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.993450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              579     50.26%     50.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.52%     50.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              532     46.18%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      2.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.43%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1152                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2626816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  444928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1255296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3071744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1276416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       186.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    218.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14083069000                       # Total gap between requests
system.mem_ctrls.avgGap                     207286.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       192000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1004992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       317440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1112384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1255296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13631742.107886932790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 71353082.106716170907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 22537813.618373062462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78977769.859060928226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 89124329.901364758611                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        24048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        19944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     87538500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    494542250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    153517000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    508084500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 332765045500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29179.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30932.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30951.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     21127.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16684970.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             50808240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             26990040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           158829300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           53839080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1111269120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4764026370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1396741440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7562503590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.927597                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3588402500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    470080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10026291000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             47838000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             25426500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           134224860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48546000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1111269120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4275731310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1807937280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7450973070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.009080                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4659719750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    470080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8954973750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            414167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       239640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          207288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80693                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       333475                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       534708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1440864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1767296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18034176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8559360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     21601792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49962624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           47344                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1276416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           527654                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000737                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027142                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 527265     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    389      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             527654                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          780634500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         267473775                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100351930                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332136851                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20737470                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14084773500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
