{"Source Block": ["oh/elink/hdl/etx_arbiter.v@71:81@HdlIdDef", "   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n"], "Clone Blocks": [["oh/elink/hdl/axi_elink.v@199:209", "   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrr_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxwr_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxwr_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxwr_wait;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/etx_arbiter.v@73:83", "   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n   //##########################################################################\n   //# Insert special control mode in packet (UGLY)\n"], ["oh/elink/hdl/etx_arbiter.v@69:79", "   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n"], ["oh/elink/hdl/etx_arbiter.v@67:77", "   //wires  \n   wire [3:0] \t   txrd_ctrlmode;\n   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n"], ["oh/elink/hdl/etx_arbiter.v@70:80", "   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n"], ["oh/elink/hdl/etx_arbiter.v@72:82", "   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n   //##########################################################################\n"], ["oh/elink/hdl/axi_elink.v@196:206", "   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrr_wait;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/axi_elink.v@193:203", "   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/etx_arbiter.v@68:78", "   wire [3:0] \t   txrd_ctrlmode;\n   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_splice_packet;\n"], ["oh/elink/hdl/etx_arbiter.v@74:84", "   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n   //##########################################################################\n   //# Insert special control mode in packet (UGLY)\n   //##########################################################################\n"]], "Diff Content": {"Delete": [[76, "   wire \t   txrd_arb_wait;\n"]], "Add": []}}