Source Block: hdl/library/axi_dmac/src_fifo_inf.v@70:80@HdlIdDef
  input [BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,
  input req_sync_transfer_start
);

wire ready;
wire valid;

assign enabled = enable;

assign valid = en & ready;


Diff Content:
- 75 wire valid;
+ 75   wire ready;
+ 75   wire valid;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/src_fifo_inf.v@69:79
  output req_ready,
  input [BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,
  input req_sync_transfer_start
);

wire ready;
wire valid;

assign enabled = enable;

assign valid = en & ready;

