-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_fdct is
generic (
    C_M_AXI_MEM_BUS_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_BUS_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUS_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUS_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_BUS_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUS_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUS_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUS_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_BUS_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CTRL_BUS_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_BUS_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_BUS_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_BUS_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_mem_bus_AWVALID : OUT STD_LOGIC;
    m_axi_mem_bus_AWREADY : IN STD_LOGIC;
    m_axi_mem_bus_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_ADDR_WIDTH-1 downto 0);
    m_axi_mem_bus_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_ID_WIDTH-1 downto 0);
    m_axi_mem_bus_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_bus_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_bus_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_bus_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_bus_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_bus_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_bus_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_bus_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_bus_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_bus_WVALID : OUT STD_LOGIC;
    m_axi_mem_bus_WREADY : IN STD_LOGIC;
    m_axi_mem_bus_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_DATA_WIDTH-1 downto 0);
    m_axi_mem_bus_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_bus_WLAST : OUT STD_LOGIC;
    m_axi_mem_bus_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_ID_WIDTH-1 downto 0);
    m_axi_mem_bus_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_WUSER_WIDTH-1 downto 0);
    m_axi_mem_bus_ARVALID : OUT STD_LOGIC;
    m_axi_mem_bus_ARREADY : IN STD_LOGIC;
    m_axi_mem_bus_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_ADDR_WIDTH-1 downto 0);
    m_axi_mem_bus_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_ID_WIDTH-1 downto 0);
    m_axi_mem_bus_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_bus_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_bus_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_bus_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_bus_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_bus_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_bus_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_bus_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_bus_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_bus_RVALID : IN STD_LOGIC;
    m_axi_mem_bus_RREADY : OUT STD_LOGIC;
    m_axi_mem_bus_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_DATA_WIDTH-1 downto 0);
    m_axi_mem_bus_RLAST : IN STD_LOGIC;
    m_axi_mem_bus_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_ID_WIDTH-1 downto 0);
    m_axi_mem_bus_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_RUSER_WIDTH-1 downto 0);
    m_axi_mem_bus_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_bus_BVALID : IN STD_LOGIC;
    m_axi_mem_bus_BREADY : OUT STD_LOGIC;
    m_axi_mem_bus_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_bus_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_ID_WIDTH-1 downto 0);
    m_axi_mem_bus_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUS_BUSER_WIDTH-1 downto 0);
    s_axi_ctrl_bus_AWVALID : IN STD_LOGIC;
    s_axi_ctrl_bus_AWREADY : OUT STD_LOGIC;
    s_axi_ctrl_bus_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_bus_WVALID : IN STD_LOGIC;
    s_axi_ctrl_bus_WREADY : OUT STD_LOGIC;
    s_axi_ctrl_bus_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_bus_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_ctrl_bus_ARVALID : IN STD_LOGIC;
    s_axi_ctrl_bus_ARREADY : OUT STD_LOGIC;
    s_axi_ctrl_bus_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_bus_RVALID : OUT STD_LOGIC;
    s_axi_ctrl_bus_RREADY : IN STD_LOGIC;
    s_axi_ctrl_bus_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_bus_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ctrl_bus_BVALID : OUT STD_LOGIC;
    s_axi_ctrl_bus_BREADY : IN STD_LOGIC;
    s_axi_ctrl_bus_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of top_fdct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_fdct,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.663250,HLS_SYN_LAT=158,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=96,HLS_SYN_FF=4961,HLS_SYN_LUT=4906,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_pp1_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_pp1_stage4 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_pp1_stage5 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_pp1_stage6 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_pp1_stage7 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_block : STD_LOGIC_VECTOR (31 downto 0);
    signal out_block : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_1_fu_125_src_blk_n_AR : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_src_blk_n_R : STD_LOGIC;
    signal mem_bus_blk_n_AR : STD_LOGIC;
    signal mem_bus_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_reg_216 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_reg_216_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal grp_new_dct_1d_2_fu_114_dst_blk_n_AW : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_dst_blk_n_W : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_dst_blk_n_B : STD_LOGIC;
    signal mem_bus_blk_n_AW : STD_LOGIC;
    signal mem_bus_blk_n_W : STD_LOGIC;
    signal mem_bus_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage6 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage6 : BOOLEAN;
    signal tmp_5_reg_225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage7 : signal is "none";
    signal ap_block_pp1_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal tmp_5_reg_225_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage3 : signal is "none";
    signal ap_block_pp1_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage4 : signal is "none";
    signal ap_block_pp1_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage5 : signal is "none";
    signal ap_block_pp1_stage5 : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal tmp_5_reg_225_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_bus_AWVALID : STD_LOGIC;
    signal mem_bus_AWREADY : STD_LOGIC;
    signal mem_bus_WVALID : STD_LOGIC;
    signal mem_bus_WREADY : STD_LOGIC;
    signal mem_bus_ARVALID : STD_LOGIC;
    signal mem_bus_ARREADY : STD_LOGIC;
    signal mem_bus_RVALID : STD_LOGIC;
    signal mem_bus_RREADY : STD_LOGIC;
    signal mem_bus_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_bus_RLAST : STD_LOGIC;
    signal mem_bus_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_bus_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_bus_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal mem_bus_BVALID : STD_LOGIC;
    signal mem_bus_BREADY : STD_LOGIC;
    signal mem_bus_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal mem_bus_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_bus_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_i_reg_90 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_1_i_reg_102 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state27_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state35_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal out_block3_reg_206 : STD_LOGIC_VECTOR (30 downto 0);
    signal in_block1_reg_211 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_216_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_162_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_220 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_187_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_reg_229 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state27 : STD_LOGIC;
    signal ap_block_state34_pp1_stage7_iter0 : BOOLEAN;
    signal ap_block_state42_pp1_stage7_iter1 : BOOLEAN;
    signal ap_block_pp1_stage7_subdone : BOOLEAN;
    signal ap_block_state30_pp1_stage3_iter0 : BOOLEAN;
    signal ap_block_state38_pp1_stage3_iter1 : BOOLEAN;
    signal ap_block_state46_pp1_stage3_iter2 : BOOLEAN;
    signal ap_block_pp1_stage3_subdone : BOOLEAN;
    signal row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_ce0 : STD_LOGIC;
    signal row_outbuf_we0 : STD_LOGIC;
    signal row_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_ce1 : STD_LOGIC;
    signal row_outbuf_we1 : STD_LOGIC;
    signal row_outbuf_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_new_dct_1d_2_fu_114_ap_start : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_ap_done : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_ap_idle : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_ap_ready : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWVALID : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_WVALID : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_WLAST : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARVALID : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_RREADY : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_m_axi_dst_BREADY : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_ap_ce : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_src_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_new_dct_1d_2_fu_114_src_ce0 : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_src_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_new_dct_1d_2_fu_114_src_ce1 : STD_LOGIC;
    signal grp_new_dct_1d_2_fu_114_src_offset : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state28_pp1_stage1_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state36_pp1_stage1_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state44_pp1_stage1_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp1_stage1_11001_ignoreCallOp102 : BOOLEAN;
    signal ap_block_state29_pp1_stage2_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state37_pp1_stage2_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state45_pp1_stage2_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp1_stage2_11001_ignoreCallOp103 : BOOLEAN;
    signal ap_block_state30_pp1_stage3_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state38_pp1_stage3_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state46_pp1_stage3_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp1_stage3_11001_ignoreCallOp104 : BOOLEAN;
    signal ap_block_state31_pp1_stage4_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state39_pp1_stage4_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_pp1_stage4_11001_ignoreCallOp105 : BOOLEAN;
    signal ap_block_state32_pp1_stage5_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state40_pp1_stage5_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_pp1_stage5_11001_ignoreCallOp106 : BOOLEAN;
    signal ap_block_state33_pp1_stage6_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state41_pp1_stage6_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_pp1_stage6_11001_ignoreCallOp107 : BOOLEAN;
    signal ap_block_state34_pp1_stage7_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state42_pp1_stage7_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_pp1_stage7_11001_ignoreCallOp108 : BOOLEAN;
    signal ap_block_state27_pp1_stage0_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state35_pp1_stage0_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp1_stage0_11001_ignoreCallOp109 : BOOLEAN;
    signal grp_new_dct_1d_1_fu_125_ap_start : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_ap_done : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_ap_idle : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_ap_ready : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWVALID : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_WVALID : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_m_axi_src_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_WLAST : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_m_axi_src_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARVALID : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_new_dct_1d_1_fu_125_m_axi_src_RREADY : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_m_axi_src_BREADY : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_ap_ce : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_src_offset1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_new_dct_1d_1_fu_125_dst_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_new_dct_1d_1_fu_125_dst_ce0 : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_dst_we0 : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_dst_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_new_dct_1d_1_fu_125_dst_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_new_dct_1d_1_fu_125_dst_ce1 : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_dst_we1 : STD_LOGIC;
    signal grp_new_dct_1d_1_fu_125_dst_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state3_pp0_stage1_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state19_pp0_stage1_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp66 : BOOLEAN;
    signal ap_block_state4_pp0_stage2_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state20_pp0_stage2_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp67 : BOOLEAN;
    signal ap_block_state5_pp0_stage3_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state13_pp0_stage3_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state21_pp0_stage3_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp68 : BOOLEAN;
    signal ap_block_state6_pp0_stage4_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state14_pp0_stage4_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state22_pp0_stage4_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp69 : BOOLEAN;
    signal ap_block_state7_pp0_stage5_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state15_pp0_stage5_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state23_pp0_stage5_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp70 : BOOLEAN;
    signal ap_block_state8_pp0_stage6_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state16_pp0_stage6_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state24_pp0_stage6_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp71 : BOOLEAN;
    signal ap_block_state9_pp0_stage7_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state17_pp0_stage7_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state25_pp0_stage7_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp72 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp73 : BOOLEAN;
    signal ap_phi_mux_i_0_i_phi_fu_94_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_i_1_i_phi_fu_106_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_new_dct_1d_2_fu_114_ap_start_reg : STD_LOGIC := '0';
    signal grp_new_dct_1d_1_fu_125_ap_start_reg : STD_LOGIC := '0';
    signal tmp_1_fu_168_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_193_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_state28_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state36_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state44_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal ap_block_state29_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state37_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_state45_pp1_stage2_iter2 : BOOLEAN;
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal ap_block_pp1_stage3_11001 : BOOLEAN;
    signal ap_block_state31_pp1_stage4_iter0 : BOOLEAN;
    signal ap_block_state39_pp1_stage4_iter1 : BOOLEAN;
    signal ap_block_pp1_stage4_subdone : BOOLEAN;
    signal ap_block_pp1_stage4_11001 : BOOLEAN;
    signal ap_block_state32_pp1_stage5_iter0 : BOOLEAN;
    signal ap_block_state40_pp1_stage5_iter1 : BOOLEAN;
    signal ap_block_pp1_stage5_subdone : BOOLEAN;
    signal ap_block_pp1_stage5_11001 : BOOLEAN;
    signal ap_block_state33_pp1_stage6_iter0 : BOOLEAN;
    signal ap_block_state41_pp1_stage6_iter1 : BOOLEAN;
    signal ap_block_pp1_stage6_subdone : BOOLEAN;
    signal ap_block_pp1_stage6_11001 : BOOLEAN;
    signal ap_block_pp1_stage7_11001 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component new_dct_1d_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_dst_AWVALID : OUT STD_LOGIC;
        m_axi_dst_AWREADY : IN STD_LOGIC;
        m_axi_dst_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dst_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dst_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dst_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dst_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dst_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dst_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dst_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dst_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dst_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_WVALID : OUT STD_LOGIC;
        m_axi_dst_WREADY : IN STD_LOGIC;
        m_axi_dst_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_dst_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dst_WLAST : OUT STD_LOGIC;
        m_axi_dst_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_ARVALID : OUT STD_LOGIC;
        m_axi_dst_ARREADY : IN STD_LOGIC;
        m_axi_dst_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dst_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dst_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dst_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dst_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dst_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dst_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dst_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dst_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dst_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_RVALID : IN STD_LOGIC;
        m_axi_dst_RREADY : OUT STD_LOGIC;
        m_axi_dst_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_dst_RLAST : IN STD_LOGIC;
        m_axi_dst_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dst_BVALID : IN STD_LOGIC;
        m_axi_dst_BREADY : OUT STD_LOGIC;
        m_axi_dst_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dst_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dst_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC;
        src_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        src_ce0 : OUT STD_LOGIC;
        src_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        src_ce1 : OUT STD_LOGIC;
        src_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        src_offset : IN STD_LOGIC_VECTOR (5 downto 0);
        dst_offset : IN STD_LOGIC_VECTOR (30 downto 0);
        off : IN STD_LOGIC_VECTOR (3 downto 0);
        dst_blk_n_AW : OUT STD_LOGIC;
        dst_blk_n_W : OUT STD_LOGIC;
        dst_blk_n_B : OUT STD_LOGIC );
    end component;


    component new_dct_1d_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_src_AWVALID : OUT STD_LOGIC;
        m_axi_src_AWREADY : IN STD_LOGIC;
        m_axi_src_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_src_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_src_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_src_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_src_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_WVALID : OUT STD_LOGIC;
        m_axi_src_WREADY : IN STD_LOGIC;
        m_axi_src_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_src_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_WLAST : OUT STD_LOGIC;
        m_axi_src_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_ARVALID : OUT STD_LOGIC;
        m_axi_src_ARREADY : IN STD_LOGIC;
        m_axi_src_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_src_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_src_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_src_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_src_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_RVALID : IN STD_LOGIC;
        m_axi_src_RREADY : OUT STD_LOGIC;
        m_axi_src_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_src_RLAST : IN STD_LOGIC;
        m_axi_src_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_BVALID : IN STD_LOGIC;
        m_axi_src_BREADY : OUT STD_LOGIC;
        m_axi_src_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC;
        src_offset : IN STD_LOGIC_VECTOR (30 downto 0);
        src_offset1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dst_ce0 : OUT STD_LOGIC;
        dst_we0 : OUT STD_LOGIC;
        dst_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dst_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dst_ce1 : OUT STD_LOGIC;
        dst_we1 : OUT STD_LOGIC;
        dst_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        off : IN STD_LOGIC_VECTOR (3 downto 0);
        src_blk_n_AR : OUT STD_LOGIC;
        src_blk_n_R : OUT STD_LOGIC );
    end component;


    component top_fdct_row_outbuf IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_fdct_ctrl_bus_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in_block : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_block : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_fdct_mem_bus_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    top_fdct_ctrl_bus_s_axi_U : component top_fdct_ctrl_bus_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ctrl_bus_AWVALID,
        AWREADY => s_axi_ctrl_bus_AWREADY,
        AWADDR => s_axi_ctrl_bus_AWADDR,
        WVALID => s_axi_ctrl_bus_WVALID,
        WREADY => s_axi_ctrl_bus_WREADY,
        WDATA => s_axi_ctrl_bus_WDATA,
        WSTRB => s_axi_ctrl_bus_WSTRB,
        ARVALID => s_axi_ctrl_bus_ARVALID,
        ARREADY => s_axi_ctrl_bus_ARREADY,
        ARADDR => s_axi_ctrl_bus_ARADDR,
        RVALID => s_axi_ctrl_bus_RVALID,
        RREADY => s_axi_ctrl_bus_RREADY,
        RDATA => s_axi_ctrl_bus_RDATA,
        RRESP => s_axi_ctrl_bus_RRESP,
        BVALID => s_axi_ctrl_bus_BVALID,
        BREADY => s_axi_ctrl_bus_BREADY,
        BRESP => s_axi_ctrl_bus_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in_block => in_block,
        out_block => out_block);

    top_fdct_mem_bus_m_axi_U : component top_fdct_mem_bus_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 16,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_BUS_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_BUS_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_BUS_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_BUS_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_BUS_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_BUS_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_BUS_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUS_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_BUS_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_BUS_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_BUS_CACHE_VALUE)
    port map (
        AWVALID => m_axi_mem_bus_AWVALID,
        AWREADY => m_axi_mem_bus_AWREADY,
        AWADDR => m_axi_mem_bus_AWADDR,
        AWID => m_axi_mem_bus_AWID,
        AWLEN => m_axi_mem_bus_AWLEN,
        AWSIZE => m_axi_mem_bus_AWSIZE,
        AWBURST => m_axi_mem_bus_AWBURST,
        AWLOCK => m_axi_mem_bus_AWLOCK,
        AWCACHE => m_axi_mem_bus_AWCACHE,
        AWPROT => m_axi_mem_bus_AWPROT,
        AWQOS => m_axi_mem_bus_AWQOS,
        AWREGION => m_axi_mem_bus_AWREGION,
        AWUSER => m_axi_mem_bus_AWUSER,
        WVALID => m_axi_mem_bus_WVALID,
        WREADY => m_axi_mem_bus_WREADY,
        WDATA => m_axi_mem_bus_WDATA,
        WSTRB => m_axi_mem_bus_WSTRB,
        WLAST => m_axi_mem_bus_WLAST,
        WID => m_axi_mem_bus_WID,
        WUSER => m_axi_mem_bus_WUSER,
        ARVALID => m_axi_mem_bus_ARVALID,
        ARREADY => m_axi_mem_bus_ARREADY,
        ARADDR => m_axi_mem_bus_ARADDR,
        ARID => m_axi_mem_bus_ARID,
        ARLEN => m_axi_mem_bus_ARLEN,
        ARSIZE => m_axi_mem_bus_ARSIZE,
        ARBURST => m_axi_mem_bus_ARBURST,
        ARLOCK => m_axi_mem_bus_ARLOCK,
        ARCACHE => m_axi_mem_bus_ARCACHE,
        ARPROT => m_axi_mem_bus_ARPROT,
        ARQOS => m_axi_mem_bus_ARQOS,
        ARREGION => m_axi_mem_bus_ARREGION,
        ARUSER => m_axi_mem_bus_ARUSER,
        RVALID => m_axi_mem_bus_RVALID,
        RREADY => m_axi_mem_bus_RREADY,
        RDATA => m_axi_mem_bus_RDATA,
        RLAST => m_axi_mem_bus_RLAST,
        RID => m_axi_mem_bus_RID,
        RUSER => m_axi_mem_bus_RUSER,
        RRESP => m_axi_mem_bus_RRESP,
        BVALID => m_axi_mem_bus_BVALID,
        BREADY => m_axi_mem_bus_BREADY,
        BRESP => m_axi_mem_bus_BRESP,
        BID => m_axi_mem_bus_BID,
        BUSER => m_axi_mem_bus_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => mem_bus_ARVALID,
        I_ARREADY => mem_bus_ARREADY,
        I_ARADDR => grp_new_dct_1d_1_fu_125_m_axi_src_ARADDR,
        I_ARID => grp_new_dct_1d_1_fu_125_m_axi_src_ARID,
        I_ARLEN => grp_new_dct_1d_1_fu_125_m_axi_src_ARLEN,
        I_ARSIZE => grp_new_dct_1d_1_fu_125_m_axi_src_ARSIZE,
        I_ARLOCK => grp_new_dct_1d_1_fu_125_m_axi_src_ARLOCK,
        I_ARCACHE => grp_new_dct_1d_1_fu_125_m_axi_src_ARCACHE,
        I_ARQOS => grp_new_dct_1d_1_fu_125_m_axi_src_ARQOS,
        I_ARPROT => grp_new_dct_1d_1_fu_125_m_axi_src_ARPROT,
        I_ARUSER => grp_new_dct_1d_1_fu_125_m_axi_src_ARUSER,
        I_ARBURST => grp_new_dct_1d_1_fu_125_m_axi_src_ARBURST,
        I_ARREGION => grp_new_dct_1d_1_fu_125_m_axi_src_ARREGION,
        I_RVALID => mem_bus_RVALID,
        I_RREADY => mem_bus_RREADY,
        I_RDATA => mem_bus_RDATA,
        I_RID => mem_bus_RID,
        I_RUSER => mem_bus_RUSER,
        I_RRESP => mem_bus_RRESP,
        I_RLAST => mem_bus_RLAST,
        I_AWVALID => mem_bus_AWVALID,
        I_AWREADY => mem_bus_AWREADY,
        I_AWADDR => grp_new_dct_1d_2_fu_114_m_axi_dst_AWADDR,
        I_AWID => grp_new_dct_1d_2_fu_114_m_axi_dst_AWID,
        I_AWLEN => grp_new_dct_1d_2_fu_114_m_axi_dst_AWLEN,
        I_AWSIZE => grp_new_dct_1d_2_fu_114_m_axi_dst_AWSIZE,
        I_AWLOCK => grp_new_dct_1d_2_fu_114_m_axi_dst_AWLOCK,
        I_AWCACHE => grp_new_dct_1d_2_fu_114_m_axi_dst_AWCACHE,
        I_AWQOS => grp_new_dct_1d_2_fu_114_m_axi_dst_AWQOS,
        I_AWPROT => grp_new_dct_1d_2_fu_114_m_axi_dst_AWPROT,
        I_AWUSER => grp_new_dct_1d_2_fu_114_m_axi_dst_AWUSER,
        I_AWBURST => grp_new_dct_1d_2_fu_114_m_axi_dst_AWBURST,
        I_AWREGION => grp_new_dct_1d_2_fu_114_m_axi_dst_AWREGION,
        I_WVALID => mem_bus_WVALID,
        I_WREADY => mem_bus_WREADY,
        I_WDATA => grp_new_dct_1d_2_fu_114_m_axi_dst_WDATA,
        I_WID => grp_new_dct_1d_2_fu_114_m_axi_dst_WID,
        I_WUSER => grp_new_dct_1d_2_fu_114_m_axi_dst_WUSER,
        I_WLAST => grp_new_dct_1d_2_fu_114_m_axi_dst_WLAST,
        I_WSTRB => grp_new_dct_1d_2_fu_114_m_axi_dst_WSTRB,
        I_BVALID => mem_bus_BVALID,
        I_BREADY => mem_bus_BREADY,
        I_BRESP => mem_bus_BRESP,
        I_BID => mem_bus_BID,
        I_BUSER => mem_bus_BUSER);

    row_outbuf_U : component top_fdct_row_outbuf
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_outbuf_address0,
        ce0 => row_outbuf_ce0,
        we0 => row_outbuf_we0,
        d0 => grp_new_dct_1d_1_fu_125_dst_d0,
        q0 => row_outbuf_q0,
        address1 => row_outbuf_address1,
        ce1 => row_outbuf_ce1,
        we1 => row_outbuf_we1,
        d1 => grp_new_dct_1d_1_fu_125_dst_d1,
        q1 => row_outbuf_q1);

    grp_new_dct_1d_2_fu_114 : component new_dct_1d_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_new_dct_1d_2_fu_114_ap_start,
        ap_done => grp_new_dct_1d_2_fu_114_ap_done,
        ap_idle => grp_new_dct_1d_2_fu_114_ap_idle,
        ap_ready => grp_new_dct_1d_2_fu_114_ap_ready,
        m_axi_dst_AWVALID => grp_new_dct_1d_2_fu_114_m_axi_dst_AWVALID,
        m_axi_dst_AWREADY => mem_bus_AWREADY,
        m_axi_dst_AWADDR => grp_new_dct_1d_2_fu_114_m_axi_dst_AWADDR,
        m_axi_dst_AWID => grp_new_dct_1d_2_fu_114_m_axi_dst_AWID,
        m_axi_dst_AWLEN => grp_new_dct_1d_2_fu_114_m_axi_dst_AWLEN,
        m_axi_dst_AWSIZE => grp_new_dct_1d_2_fu_114_m_axi_dst_AWSIZE,
        m_axi_dst_AWBURST => grp_new_dct_1d_2_fu_114_m_axi_dst_AWBURST,
        m_axi_dst_AWLOCK => grp_new_dct_1d_2_fu_114_m_axi_dst_AWLOCK,
        m_axi_dst_AWCACHE => grp_new_dct_1d_2_fu_114_m_axi_dst_AWCACHE,
        m_axi_dst_AWPROT => grp_new_dct_1d_2_fu_114_m_axi_dst_AWPROT,
        m_axi_dst_AWQOS => grp_new_dct_1d_2_fu_114_m_axi_dst_AWQOS,
        m_axi_dst_AWREGION => grp_new_dct_1d_2_fu_114_m_axi_dst_AWREGION,
        m_axi_dst_AWUSER => grp_new_dct_1d_2_fu_114_m_axi_dst_AWUSER,
        m_axi_dst_WVALID => grp_new_dct_1d_2_fu_114_m_axi_dst_WVALID,
        m_axi_dst_WREADY => mem_bus_WREADY,
        m_axi_dst_WDATA => grp_new_dct_1d_2_fu_114_m_axi_dst_WDATA,
        m_axi_dst_WSTRB => grp_new_dct_1d_2_fu_114_m_axi_dst_WSTRB,
        m_axi_dst_WLAST => grp_new_dct_1d_2_fu_114_m_axi_dst_WLAST,
        m_axi_dst_WID => grp_new_dct_1d_2_fu_114_m_axi_dst_WID,
        m_axi_dst_WUSER => grp_new_dct_1d_2_fu_114_m_axi_dst_WUSER,
        m_axi_dst_ARVALID => grp_new_dct_1d_2_fu_114_m_axi_dst_ARVALID,
        m_axi_dst_ARREADY => ap_const_logic_0,
        m_axi_dst_ARADDR => grp_new_dct_1d_2_fu_114_m_axi_dst_ARADDR,
        m_axi_dst_ARID => grp_new_dct_1d_2_fu_114_m_axi_dst_ARID,
        m_axi_dst_ARLEN => grp_new_dct_1d_2_fu_114_m_axi_dst_ARLEN,
        m_axi_dst_ARSIZE => grp_new_dct_1d_2_fu_114_m_axi_dst_ARSIZE,
        m_axi_dst_ARBURST => grp_new_dct_1d_2_fu_114_m_axi_dst_ARBURST,
        m_axi_dst_ARLOCK => grp_new_dct_1d_2_fu_114_m_axi_dst_ARLOCK,
        m_axi_dst_ARCACHE => grp_new_dct_1d_2_fu_114_m_axi_dst_ARCACHE,
        m_axi_dst_ARPROT => grp_new_dct_1d_2_fu_114_m_axi_dst_ARPROT,
        m_axi_dst_ARQOS => grp_new_dct_1d_2_fu_114_m_axi_dst_ARQOS,
        m_axi_dst_ARREGION => grp_new_dct_1d_2_fu_114_m_axi_dst_ARREGION,
        m_axi_dst_ARUSER => grp_new_dct_1d_2_fu_114_m_axi_dst_ARUSER,
        m_axi_dst_RVALID => ap_const_logic_0,
        m_axi_dst_RREADY => grp_new_dct_1d_2_fu_114_m_axi_dst_RREADY,
        m_axi_dst_RDATA => ap_const_lv16_0,
        m_axi_dst_RLAST => ap_const_logic_0,
        m_axi_dst_RID => ap_const_lv1_0,
        m_axi_dst_RUSER => ap_const_lv1_0,
        m_axi_dst_RRESP => ap_const_lv2_0,
        m_axi_dst_BVALID => mem_bus_BVALID,
        m_axi_dst_BREADY => grp_new_dct_1d_2_fu_114_m_axi_dst_BREADY,
        m_axi_dst_BRESP => mem_bus_BRESP,
        m_axi_dst_BID => mem_bus_BID,
        m_axi_dst_BUSER => mem_bus_BUSER,
        ap_ce => grp_new_dct_1d_2_fu_114_ap_ce,
        src_address0 => grp_new_dct_1d_2_fu_114_src_address0,
        src_ce0 => grp_new_dct_1d_2_fu_114_src_ce0,
        src_q0 => row_outbuf_q0,
        src_address1 => grp_new_dct_1d_2_fu_114_src_address1,
        src_ce1 => grp_new_dct_1d_2_fu_114_src_ce1,
        src_q1 => row_outbuf_q1,
        src_offset => grp_new_dct_1d_2_fu_114_src_offset,
        dst_offset => out_block3_reg_206,
        off => i_1_i_reg_102,
        dst_blk_n_AW => grp_new_dct_1d_2_fu_114_dst_blk_n_AW,
        dst_blk_n_W => grp_new_dct_1d_2_fu_114_dst_blk_n_W,
        dst_blk_n_B => grp_new_dct_1d_2_fu_114_dst_blk_n_B);

    grp_new_dct_1d_1_fu_125 : component new_dct_1d_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_new_dct_1d_1_fu_125_ap_start,
        ap_done => grp_new_dct_1d_1_fu_125_ap_done,
        ap_idle => grp_new_dct_1d_1_fu_125_ap_idle,
        ap_ready => grp_new_dct_1d_1_fu_125_ap_ready,
        m_axi_src_AWVALID => grp_new_dct_1d_1_fu_125_m_axi_src_AWVALID,
        m_axi_src_AWREADY => ap_const_logic_0,
        m_axi_src_AWADDR => grp_new_dct_1d_1_fu_125_m_axi_src_AWADDR,
        m_axi_src_AWID => grp_new_dct_1d_1_fu_125_m_axi_src_AWID,
        m_axi_src_AWLEN => grp_new_dct_1d_1_fu_125_m_axi_src_AWLEN,
        m_axi_src_AWSIZE => grp_new_dct_1d_1_fu_125_m_axi_src_AWSIZE,
        m_axi_src_AWBURST => grp_new_dct_1d_1_fu_125_m_axi_src_AWBURST,
        m_axi_src_AWLOCK => grp_new_dct_1d_1_fu_125_m_axi_src_AWLOCK,
        m_axi_src_AWCACHE => grp_new_dct_1d_1_fu_125_m_axi_src_AWCACHE,
        m_axi_src_AWPROT => grp_new_dct_1d_1_fu_125_m_axi_src_AWPROT,
        m_axi_src_AWQOS => grp_new_dct_1d_1_fu_125_m_axi_src_AWQOS,
        m_axi_src_AWREGION => grp_new_dct_1d_1_fu_125_m_axi_src_AWREGION,
        m_axi_src_AWUSER => grp_new_dct_1d_1_fu_125_m_axi_src_AWUSER,
        m_axi_src_WVALID => grp_new_dct_1d_1_fu_125_m_axi_src_WVALID,
        m_axi_src_WREADY => ap_const_logic_0,
        m_axi_src_WDATA => grp_new_dct_1d_1_fu_125_m_axi_src_WDATA,
        m_axi_src_WSTRB => grp_new_dct_1d_1_fu_125_m_axi_src_WSTRB,
        m_axi_src_WLAST => grp_new_dct_1d_1_fu_125_m_axi_src_WLAST,
        m_axi_src_WID => grp_new_dct_1d_1_fu_125_m_axi_src_WID,
        m_axi_src_WUSER => grp_new_dct_1d_1_fu_125_m_axi_src_WUSER,
        m_axi_src_ARVALID => grp_new_dct_1d_1_fu_125_m_axi_src_ARVALID,
        m_axi_src_ARREADY => mem_bus_ARREADY,
        m_axi_src_ARADDR => grp_new_dct_1d_1_fu_125_m_axi_src_ARADDR,
        m_axi_src_ARID => grp_new_dct_1d_1_fu_125_m_axi_src_ARID,
        m_axi_src_ARLEN => grp_new_dct_1d_1_fu_125_m_axi_src_ARLEN,
        m_axi_src_ARSIZE => grp_new_dct_1d_1_fu_125_m_axi_src_ARSIZE,
        m_axi_src_ARBURST => grp_new_dct_1d_1_fu_125_m_axi_src_ARBURST,
        m_axi_src_ARLOCK => grp_new_dct_1d_1_fu_125_m_axi_src_ARLOCK,
        m_axi_src_ARCACHE => grp_new_dct_1d_1_fu_125_m_axi_src_ARCACHE,
        m_axi_src_ARPROT => grp_new_dct_1d_1_fu_125_m_axi_src_ARPROT,
        m_axi_src_ARQOS => grp_new_dct_1d_1_fu_125_m_axi_src_ARQOS,
        m_axi_src_ARREGION => grp_new_dct_1d_1_fu_125_m_axi_src_ARREGION,
        m_axi_src_ARUSER => grp_new_dct_1d_1_fu_125_m_axi_src_ARUSER,
        m_axi_src_RVALID => mem_bus_RVALID,
        m_axi_src_RREADY => grp_new_dct_1d_1_fu_125_m_axi_src_RREADY,
        m_axi_src_RDATA => mem_bus_RDATA,
        m_axi_src_RLAST => mem_bus_RLAST,
        m_axi_src_RID => mem_bus_RID,
        m_axi_src_RUSER => mem_bus_RUSER,
        m_axi_src_RRESP => mem_bus_RRESP,
        m_axi_src_BVALID => ap_const_logic_0,
        m_axi_src_BREADY => grp_new_dct_1d_1_fu_125_m_axi_src_BREADY,
        m_axi_src_BRESP => ap_const_lv2_0,
        m_axi_src_BID => ap_const_lv1_0,
        m_axi_src_BUSER => ap_const_lv1_0,
        ap_ce => grp_new_dct_1d_1_fu_125_ap_ce,
        src_offset => in_block1_reg_211,
        src_offset1 => grp_new_dct_1d_1_fu_125_src_offset1,
        dst_address0 => grp_new_dct_1d_1_fu_125_dst_address0,
        dst_ce0 => grp_new_dct_1d_1_fu_125_dst_ce0,
        dst_we0 => grp_new_dct_1d_1_fu_125_dst_we0,
        dst_d0 => grp_new_dct_1d_1_fu_125_dst_d0,
        dst_address1 => grp_new_dct_1d_1_fu_125_dst_address1,
        dst_ce1 => grp_new_dct_1d_1_fu_125_dst_ce1,
        dst_we1 => grp_new_dct_1d_1_fu_125_dst_we1,
        dst_d1 => grp_new_dct_1d_1_fu_125_dst_d1,
        off => i_0_i_reg_90,
        src_blk_n_AR => grp_new_dct_1d_1_fu_125_src_blk_n_AR,
        src_blk_n_R => grp_new_dct_1d_1_fu_125_src_blk_n_R);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state27) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_new_dct_1d_1_fu_125_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_new_dct_1d_1_fu_125_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_fu_156_p2 = ap_const_lv1_0))) then 
                    grp_new_dct_1d_1_fu_125_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_new_dct_1d_1_fu_125_ap_ready = ap_const_logic_1)) then 
                    grp_new_dct_1d_1_fu_125_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_new_dct_1d_2_fu_114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_new_dct_1d_2_fu_114_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_fu_181_p2 = ap_const_lv1_0))) then 
                    grp_new_dct_1d_2_fu_114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_new_dct_1d_2_fu_114_ap_ready = ap_const_logic_1)) then 
                    grp_new_dct_1d_2_fu_114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i_reg_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_216 = ap_const_lv1_0))) then 
                i_0_i_reg_90 <= i_reg_220;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_reg_90 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i_1_i_reg_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                i_1_i_reg_102 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225 = ap_const_lv1_0))) then 
                i_1_i_reg_102 <= i_1_reg_229;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                i_1_reg_229 <= i_1_fu_187_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                i_reg_220 <= i_fu_162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                in_block1_reg_211 <= in_block(31 downto 1);
                out_block3_reg_206 <= out_block(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_5_reg_225 <= tmp_5_fu_181_p2;
                tmp_5_reg_225_pp1_iter1_reg <= tmp_5_reg_225;
                tmp_5_reg_225_pp1_iter2_reg <= tmp_5_reg_225_pp1_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_216 <= tmp_fu_156_p2;
                tmp_reg_216_pp0_iter1_reg <= tmp_reg_216;
                tmp_reg_216_pp0_iter2_reg <= tmp_reg_216_pp0_iter1_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage3, ap_enable_reg_pp1_iter2, tmp_fu_156_p2, tmp_5_fu_181_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage7_subdone, ap_block_pp1_stage0_subdone, ap_block_pp1_stage7_subdone, ap_block_pp1_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp1_stage1_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage4_subdone, ap_block_pp1_stage5_subdone, ap_block_pp1_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_fu_156_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_fu_156_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (tmp_5_fu_181_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (tmp_5_fu_181_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_pp1_stage3 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage3_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) and (ap_const_boolean_0 = ap_block_pp1_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage3_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                end if;
            when ap_ST_fsm_pp1_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                end if;
            when ap_ST_fsm_pp1_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                end if;
            when ap_ST_fsm_pp1_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                end if;
            when ap_ST_fsm_pp1_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(11);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(12);
    ap_CS_fsm_pp1_stage3 <= ap_CS_fsm(13);
    ap_CS_fsm_pp1_stage4 <= ap_CS_fsm(14);
    ap_CS_fsm_pp1_stage5 <= ap_CS_fsm(15);
    ap_CS_fsm_pp1_stage6 <= ap_CS_fsm(16);
    ap_CS_fsm_pp1_stage7 <= ap_CS_fsm(17);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state26 <= ap_CS_fsm(9);
    ap_CS_fsm_state47 <= ap_CS_fsm(18);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage0_11001_ignoreCallOp73 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage1_11001 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage1_11001_ignoreCallOp66 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage1_subdone <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage2_11001 <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage2_11001_ignoreCallOp67 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage2_subdone <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001 <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage3_11001_ignoreCallOp68 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_subdone <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage4_11001 <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage4_11001_ignoreCallOp69 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage4_subdone <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage5_11001 <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage5_11001_ignoreCallOp70 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage5_subdone <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage6_11001 <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage6_11001_ignoreCallOp71 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage6_subdone <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage7_11001 <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage7_11001_ignoreCallOp72 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_enable_reg_pp0_iter0, tmp_reg_216, ap_enable_reg_pp0_iter1, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_pp0_stage7_subdone <= ((((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_reg_216 = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
                ap_block_pp1_stage0_11001 <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage0_11001_ignoreCallOp109 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_subdone_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
                ap_block_pp1_stage0_subdone <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_11001_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_pp1_stage1_11001 <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage1_11001_ignoreCallOp102 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_subdone_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_pp1_stage1_subdone <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage2_11001_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_pp1_stage2_11001 <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage2_11001_ignoreCallOp103 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage2_subdone_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_pp1_stage2_subdone <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage3_11001_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_pp1_stage3_11001 <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage3_11001_ignoreCallOp104 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage3_subdone_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_pp1_stage3_subdone <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage4_11001_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_pp1_stage4_11001 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_pp1_stage4_11001_ignoreCallOp105 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage4_subdone_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_pp1_stage4_subdone <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_pp1_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage5_11001_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_pp1_stage5_11001 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_pp1_stage5_11001_ignoreCallOp106 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage5_subdone_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_pp1_stage5_subdone <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_pp1_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage6_11001_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter0, tmp_5_reg_225, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_pp1_stage6_11001 <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage6_11001_ignoreCallOp107 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage6_subdone_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter0, tmp_5_reg_225, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_pp1_stage6_subdone <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage7_11001_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter0, tmp_5_reg_225, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_pp1_stage7_11001 <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)));
    end process;

        ap_block_pp1_stage7_11001_ignoreCallOp108 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage7_subdone_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_enable_reg_pp1_iter0, tmp_5_reg_225, ap_enable_reg_pp1_iter1, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_pp1_stage7_subdone <= ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)));
    end process;


    ap_block_state10_pp0_stage0_iter1_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216)
    begin
                ap_block_state10_pp0_stage0_iter1 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216 = ap_const_lv1_0));
    end process;

        ap_block_state10_pp0_stage0_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage1_iter1_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_state11_pp0_stage1_iter1 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state11_pp0_stage1_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage2_iter1_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_state12_pp0_stage2_iter1 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state12_pp0_stage2_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage3_iter1_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_state13_pp0_stage3_iter1 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state13_pp0_stage3_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp0_stage4_iter1_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_state14_pp0_stage4_iter1 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state14_pp0_stage4_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp0_stage5_iter1_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_state15_pp0_stage5_iter1 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state15_pp0_stage5_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_pp0_stage6_iter1_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_state16_pp0_stage6_iter1 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state16_pp0_stage6_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp0_stage7_iter1_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_state17_pp0_stage7_iter1 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state17_pp0_stage7_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state18_pp0_stage0_iter2_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216_pp0_iter1_reg)
    begin
                ap_block_state18_pp0_stage0_iter2 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state18_pp0_stage0_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage1_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage2_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage3_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage4_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage5_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage6_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage7_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage0_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage1_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage2_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage3_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage4_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage5_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state33_pp1_stage6_iter0_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225)
    begin
                ap_block_state33_pp1_stage6_iter0 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225 = ap_const_lv1_0));
    end process;

        ap_block_state33_pp1_stage6_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state34_pp1_stage7_iter0_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225)
    begin
                ap_block_state34_pp1_stage7_iter0 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225 = ap_const_lv1_0));
    end process;

        ap_block_state34_pp1_stage7_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state35_pp1_stage0_iter1_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225)
    begin
                ap_block_state35_pp1_stage0_iter1 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225 = ap_const_lv1_0));
    end process;

        ap_block_state35_pp1_stage0_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state36_pp1_stage1_iter1_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_state36_pp1_stage1_iter1 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state36_pp1_stage1_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state37_pp1_stage2_iter1_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_state37_pp1_stage2_iter1 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state37_pp1_stage2_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state38_pp1_stage3_iter1_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_state38_pp1_stage3_iter1 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state38_pp1_stage3_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state39_pp1_stage4_iter1_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_state39_pp1_stage4_iter1 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state39_pp1_stage4_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state40_pp1_stage5_iter1_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_state40_pp1_stage5_iter1 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state40_pp1_stage5_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state41_pp1_stage6_iter1_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_state41_pp1_stage6_iter1 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state41_pp1_stage6_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state42_pp1_stage7_iter1_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_state42_pp1_stage7_iter1 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state42_pp1_stage7_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state43_pp1_stage0_iter2_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter1_reg)
    begin
                ap_block_state43_pp1_stage0_iter2 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state43_pp1_stage0_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state44_pp1_stage1_iter2_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_state44_pp1_stage1_iter2 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0));
    end process;

        ap_block_state44_pp1_stage1_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state45_pp1_stage2_iter2_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_state45_pp1_stage2_iter2 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0));
    end process;

        ap_block_state45_pp1_stage2_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state46_pp1_stage3_iter2_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, grp_new_dct_1d_2_fu_114_dst_blk_n_W, grp_new_dct_1d_2_fu_114_dst_blk_n_B, tmp_5_reg_225_pp1_iter2_reg)
    begin
                ap_block_state46_pp1_stage3_iter2 <= (((grp_new_dct_1d_2_fu_114_dst_blk_n_W and grp_new_dct_1d_2_fu_114_dst_blk_n_B and grp_new_dct_1d_2_fu_114_dst_blk_n_AW) = ap_const_logic_0) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0));
    end process;

        ap_block_state46_pp1_stage3_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage2_iter0_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216)
    begin
                ap_block_state4_pp0_stage2_iter0 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216 = ap_const_lv1_0));
    end process;

        ap_block_state4_pp0_stage2_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage3_iter0_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216)
    begin
                ap_block_state5_pp0_stage3_iter0 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216 = ap_const_lv1_0));
    end process;

        ap_block_state5_pp0_stage3_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage4_iter0_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216)
    begin
                ap_block_state6_pp0_stage4_iter0 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp0_stage4_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage5_iter0_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216)
    begin
                ap_block_state7_pp0_stage5_iter0 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216 = ap_const_lv1_0));
    end process;

        ap_block_state7_pp0_stage5_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage6_iter0_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216)
    begin
                ap_block_state8_pp0_stage6_iter0 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216 = ap_const_lv1_0));
    end process;

        ap_block_state8_pp0_stage6_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage7_iter0_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, grp_new_dct_1d_1_fu_125_src_blk_n_R, tmp_reg_216)
    begin
                ap_block_state9_pp0_stage7_iter0 <= (((grp_new_dct_1d_1_fu_125_src_blk_n_R and grp_new_dct_1d_1_fu_125_src_blk_n_AR) = ap_const_logic_0) and (tmp_reg_216 = ap_const_lv1_0));
    end process;

        ap_block_state9_pp0_stage7_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(tmp_fu_156_p2)
    begin
        if ((tmp_fu_156_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state27_assign_proc : process(tmp_5_fu_181_p2)
    begin
        if ((tmp_5_fu_181_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state27 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_0_i_phi_fu_94_p4_assign_proc : process(tmp_reg_216, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, i_0_i_reg_90, i_reg_220)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216 = ap_const_lv1_0))) then 
            ap_phi_mux_i_0_i_phi_fu_94_p4 <= i_reg_220;
        else 
            ap_phi_mux_i_0_i_phi_fu_94_p4 <= i_0_i_reg_90;
        end if; 
    end process;


    ap_phi_mux_i_1_i_phi_fu_106_p4_assign_proc : process(tmp_5_reg_225, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, i_1_i_reg_102, i_1_reg_229)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225 = ap_const_lv1_0))) then 
            ap_phi_mux_i_1_i_phi_fu_106_p4 <= i_1_reg_229;
        else 
            ap_phi_mux_i_1_i_phi_fu_106_p4 <= i_1_i_reg_102;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    grp_new_dct_1d_1_fu_125_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_ignoreCallOp66, ap_block_pp0_stage2_11001_ignoreCallOp67, ap_block_pp0_stage3_11001_ignoreCallOp68, ap_block_pp0_stage4_11001_ignoreCallOp69, ap_block_pp0_stage5_11001_ignoreCallOp70, ap_block_pp0_stage6_11001_ignoreCallOp71, ap_block_pp0_stage7_11001_ignoreCallOp72, ap_block_pp0_stage0_11001_ignoreCallOp73)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp66) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp73) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp72) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp71) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp70) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp69) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp68) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp67) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_new_dct_1d_1_fu_125_ap_ce <= ap_const_logic_1;
        else 
            grp_new_dct_1d_1_fu_125_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_new_dct_1d_1_fu_125_ap_start <= grp_new_dct_1d_1_fu_125_ap_start_reg;
    grp_new_dct_1d_1_fu_125_src_offset1 <= (tmp_1_fu_168_p1 & ap_const_lv3_0);

    grp_new_dct_1d_2_fu_114_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage6, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage1_11001_ignoreCallOp102, ap_block_pp1_stage2_11001_ignoreCallOp103, ap_block_pp1_stage3_11001_ignoreCallOp104, ap_block_pp1_stage4_11001_ignoreCallOp105, ap_block_pp1_stage5_11001_ignoreCallOp106, ap_block_pp1_stage6_11001_ignoreCallOp107, ap_block_pp1_stage7_11001_ignoreCallOp108, ap_block_pp1_stage0_11001_ignoreCallOp109)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage5_11001_ignoreCallOp106) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001_ignoreCallOp105) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001_ignoreCallOp104) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001_ignoreCallOp103) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001_ignoreCallOp102) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001_ignoreCallOp109) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001_ignoreCallOp108) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001_ignoreCallOp107) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)))) then 
            grp_new_dct_1d_2_fu_114_ap_ce <= ap_const_logic_1;
        else 
            grp_new_dct_1d_2_fu_114_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_new_dct_1d_2_fu_114_ap_start <= grp_new_dct_1d_2_fu_114_ap_start_reg;
    grp_new_dct_1d_2_fu_114_src_offset <= (tmp_3_fu_193_p1 & ap_const_lv3_0);
    i_1_fu_187_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_1_i_phi_fu_106_p4) + unsigned(ap_const_lv4_1));
    i_fu_162_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_i_phi_fu_94_p4) + unsigned(ap_const_lv4_1));

    mem_bus_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2, tmp_reg_216, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_reg_216_pp0_iter1_reg, ap_enable_reg_pp0_iter2, tmp_reg_216_pp0_iter2_reg, grp_new_dct_1d_1_fu_125_m_axi_src_ARVALID)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            mem_bus_ARVALID <= grp_new_dct_1d_1_fu_125_m_axi_src_ARVALID;
        else 
            mem_bus_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_bus_AWVALID_assign_proc : process(ap_CS_fsm_pp1_stage6, ap_enable_reg_pp1_iter0, ap_block_pp1_stage6, tmp_5_reg_225, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, tmp_5_reg_225_pp1_iter1_reg, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg, grp_new_dct_1d_2_fu_114_m_axi_dst_AWVALID)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            mem_bus_AWVALID <= grp_new_dct_1d_2_fu_114_m_axi_dst_AWVALID;
        else 
            mem_bus_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_bus_BREADY_assign_proc : process(ap_CS_fsm_pp1_stage6, ap_enable_reg_pp1_iter0, ap_block_pp1_stage6, tmp_5_reg_225, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, tmp_5_reg_225_pp1_iter1_reg, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg, grp_new_dct_1d_2_fu_114_m_axi_dst_BREADY)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            mem_bus_BREADY <= grp_new_dct_1d_2_fu_114_m_axi_dst_BREADY;
        else 
            mem_bus_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_bus_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2, tmp_reg_216, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_reg_216_pp0_iter1_reg, ap_enable_reg_pp0_iter2, tmp_reg_216_pp0_iter2_reg, grp_new_dct_1d_1_fu_125_m_axi_src_RREADY)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            mem_bus_RREADY <= grp_new_dct_1d_1_fu_125_m_axi_src_RREADY;
        else 
            mem_bus_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_bus_WVALID_assign_proc : process(ap_CS_fsm_pp1_stage6, ap_enable_reg_pp1_iter0, ap_block_pp1_stage6, tmp_5_reg_225, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, tmp_5_reg_225_pp1_iter1_reg, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg, grp_new_dct_1d_2_fu_114_m_axi_dst_WVALID)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            mem_bus_WVALID <= grp_new_dct_1d_2_fu_114_m_axi_dst_WVALID;
        else 
            mem_bus_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_bus_blk_n_AR_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_AR, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2, tmp_reg_216, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_reg_216_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            mem_bus_blk_n_AR <= grp_new_dct_1d_1_fu_125_src_blk_n_AR;
        else 
            mem_bus_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_bus_blk_n_AW_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_AW, ap_CS_fsm_pp1_stage6, ap_enable_reg_pp1_iter0, ap_block_pp1_stage6, tmp_5_reg_225, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, tmp_5_reg_225_pp1_iter1_reg, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            mem_bus_blk_n_AW <= grp_new_dct_1d_2_fu_114_dst_blk_n_AW;
        else 
            mem_bus_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_bus_blk_n_B_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_B, ap_CS_fsm_pp1_stage6, ap_enable_reg_pp1_iter0, ap_block_pp1_stage6, tmp_5_reg_225, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, tmp_5_reg_225_pp1_iter1_reg, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            mem_bus_blk_n_B <= grp_new_dct_1d_2_fu_114_dst_blk_n_B;
        else 
            mem_bus_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    mem_bus_blk_n_R_assign_proc : process(grp_new_dct_1d_1_fu_125_src_blk_n_R, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2, tmp_reg_216, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_reg_216_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            mem_bus_blk_n_R <= grp_new_dct_1d_1_fu_125_src_blk_n_R;
        else 
            mem_bus_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    mem_bus_blk_n_W_assign_proc : process(grp_new_dct_1d_2_fu_114_dst_blk_n_W, ap_CS_fsm_pp1_stage6, ap_enable_reg_pp1_iter0, ap_block_pp1_stage6, tmp_5_reg_225, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, tmp_5_reg_225_pp1_iter1_reg, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_enable_reg_pp1_iter2, tmp_5_reg_225_pp1_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_5_reg_225_pp1_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225_pp1_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            mem_bus_blk_n_W <= grp_new_dct_1d_2_fu_114_dst_blk_n_W;
        else 
            mem_bus_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    row_outbuf_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter0, tmp_5_reg_225, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, tmp_reg_216_pp0_iter2_reg, grp_new_dct_1d_2_fu_114_src_address0, grp_new_dct_1d_1_fu_125_dst_address0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            row_outbuf_address0 <= grp_new_dct_1d_1_fu_125_dst_address0;
        elsif ((((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            row_outbuf_address0 <= grp_new_dct_1d_2_fu_114_src_address0;
        else 
            row_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_address1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter0, tmp_5_reg_225, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, tmp_reg_216_pp0_iter2_reg, grp_new_dct_1d_2_fu_114_src_address1, grp_new_dct_1d_1_fu_125_dst_address1)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            row_outbuf_address1 <= grp_new_dct_1d_1_fu_125_dst_address1;
        elsif ((((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            row_outbuf_address1 <= grp_new_dct_1d_2_fu_114_src_address1;
        else 
            row_outbuf_address1 <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter0, tmp_5_reg_225, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, tmp_reg_216_pp0_iter2_reg, grp_new_dct_1d_2_fu_114_src_ce0, grp_new_dct_1d_1_fu_125_dst_ce0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            row_outbuf_ce0 <= grp_new_dct_1d_1_fu_125_dst_ce0;
        elsif ((((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            row_outbuf_ce0 <= grp_new_dct_1d_2_fu_114_src_ce0;
        else 
            row_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_ce1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter0, tmp_5_reg_225, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, tmp_reg_216_pp0_iter2_reg, grp_new_dct_1d_2_fu_114_src_ce1, grp_new_dct_1d_1_fu_125_dst_ce1)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            row_outbuf_ce1 <= grp_new_dct_1d_1_fu_125_dst_ce1;
        elsif ((((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_5_reg_225 = ap_const_lv1_0)))) then 
            row_outbuf_ce1 <= grp_new_dct_1d_2_fu_114_src_ce1;
        else 
            row_outbuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_we0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_enable_reg_pp0_iter2, tmp_reg_216_pp0_iter2_reg, grp_new_dct_1d_1_fu_125_dst_we0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            row_outbuf_we0 <= grp_new_dct_1d_1_fu_125_dst_we0;
        else 
            row_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_we1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_enable_reg_pp0_iter2, tmp_reg_216_pp0_iter2_reg, grp_new_dct_1d_1_fu_125_dst_we1)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_216_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            row_outbuf_we1 <= grp_new_dct_1d_1_fu_125_dst_we1;
        else 
            row_outbuf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_168_p1 <= i_0_i_reg_90(3 - 1 downto 0);
    tmp_3_fu_193_p1 <= i_1_i_reg_102(3 - 1 downto 0);
    tmp_5_fu_181_p2 <= "1" when (ap_phi_mux_i_1_i_phi_fu_106_p4 = ap_const_lv4_8) else "0";
    tmp_fu_156_p2 <= "1" when (ap_phi_mux_i_0_i_phi_fu_94_p4 = ap_const_lv4_8) else "0";
end behav;
