Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Sep 24 09:59:56 2024
| Host         : ug3 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file seeg_zynq_wrapper_control_sets_placed.rpt
| Design       : seeg_zynq_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   926 |
|    Minimum number of control sets                        |   926 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   926 |
| >= 0 to < 4        |   241 |
| >= 4 to < 6        |   119 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |   290 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     7 |
| >= 16              |   197 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1338 |          422 |
| No           | No                    | Yes                    |             135 |           42 |
| No           | Yes                   | No                     |            2279 |          756 |
| Yes          | No                    | No                     |            4078 |          555 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            9090 |         1751 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                   | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0]_i_1__0_n_0                                                                                                                                             | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                   | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                    | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/rhs_64_bit_chunks_counter                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/rhd_64_bit_chunks_counter                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                    | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_empty0                                                                                                                                             |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_empty2_new0                                                                                                                               |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                                                             |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                               |                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                   | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                            |                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                      | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_global_channel_rhd                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                                   |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                       | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                     | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                               | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                                     |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                         |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                             | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1                                                                                                             |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                             | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                         | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                               | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                                     |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                             | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                         | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                          | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                   | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                  | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                      |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/fifo_read_en_rhd47_out                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                                                                                                         | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                       | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                                  | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                           |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                          | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                        |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                                        | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                               |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                                                                   |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/counter[0]_i_1__42_n_0                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                                                   |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                  |                2 |              2 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                     | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                      | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/FSM_onehot_state_reg[1]_0                                                                                                                                                                                                       | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/FSM_onehot_state_reg[3]                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                              | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/M/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                         | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                     |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                     | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                   | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                     | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                         | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                         | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                                                                                                                      | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhs                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                                        | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/E/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/S_AXI_ARESETN_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                               | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                         | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                                                  | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                         | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0                                                                                                  | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/L/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/O/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                              | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/J/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                    | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                   | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/K/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[m_valid_i]_0                                                                                                                                                                              | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                                                |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/B/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/I/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                         | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/C/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/D__0/state                                                                                                                                                                                                                        | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                     | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/SR[0]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                         | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                   |                1 |              3 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/N/state                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                    | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                         | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                              | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E2/state                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                              |                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                    | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                 | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state_reg[0]_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap0                                                                                                                                           |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                    | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/FSM_onehot_state_reg[1]_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_K[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_K[15]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_J[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_J[15]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                    | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                              | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                        | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                      |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                2 |              4 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_L[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_L[15]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_M[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_M[15]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                2 |              4 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_D[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_D[15]_i_1_n_0                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                      | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_C[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_C[15]_i_1_n_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_N[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_N[15]_i_1_n_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_O[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_O[15]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[15]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/write_register_data[11]_i_1_n_0                                                                                                                                                                                                   | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/write_register_data[15]_i_1_n_0                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_B[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_B[15]_i_1_n_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                 | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                1 |              4 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2                                                                           |                1 |              4 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_A[31]_i_1_n_0                                                                                                                                                                                                             | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_A[15]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I2/index_sampled[4]_i_1__16_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/P2_slave/sclk_counter[4]_i_2__6_n_0                                                                                                                                                                                                       | seeg_zynq_i/seeg_top_0/inst/seeg/P2_slave/sclk_counter[4]_i_1__15_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/index_sampled[4]_i_1__13_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/M1_slave/sclk_counter[4]_i_2__13_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/M1_slave/sclk_counter[4]_i_1__22_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/index_sampled[4]_i_1__27_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/L2_slave/sclk_counter[4]_i_2__14_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/L2_slave/sclk_counter[4]_i_1__23_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/L1_slave/sclk_counter[4]_i_2__15_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/L1_slave/sclk_counter[4]_i_1__24_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/K2_slave/sclk_counter[4]_i_2__16_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/K2_slave/sclk_counter[4]_i_1__25_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/sclk_counter[4]_i_2__12_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/sclk_counter[4]_i_1__21_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/O2_slave/sclk_counter[4]_i_2__8_n_0                                                                                                                                                                                                       | seeg_zynq_i/seeg_top_0/inst/seeg/O2_slave/sclk_counter[4]_i_1__17_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter[4]_i_2__7_n_0                                                                                                                                                                                                       | seeg_zynq_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter[4]_i_1__16_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/J1_slave/sclk_counter[4]_i_2__19_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/J1_slave/sclk_counter[4]_i_1__28_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg_0[0]                                                                                                                                                                  | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/N2_slave/sclk_counter[4]_i_2__10_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/N2_slave/sclk_counter[4]_i_1__19_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/N1_slave/sclk_counter[4]_i_2__11_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/N1_slave/sclk_counter[4]_i_1__20_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/I2_slave/sclk_counter[4]_i_2__20_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/I2_slave/sclk_counter[4]_i_1__29_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/I1_slave/sclk_counter[4]_i_2__21_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/I1_slave/sclk_counter[4]_i_1__30_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A2/index_sampled[4]_i_1__29_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K2/index_sampled[4]_i_1__2_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/index_sampled[4]_i_1__23_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              5 |         1.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/K1_slave/sclk_counter[4]_i_2__17_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/K1_slave/sclk_counter[4]_i_1__26_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/index_sampled[4]_i_1__21_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P1/index_sampled[4]_i_1__11_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/sclk_counter[4]_i_2__37_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/sclk_counter[4]_i_1__46_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P2/index_sampled[4]_i_1__12_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/F2_slave/sclk_counter[4]_i_2__26_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/F2_slave/sclk_counter[4]_i_1__35_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/G1_slave/sclk_counter[4]_i_2__25_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/G1_slave/sclk_counter[4]_i_1__34_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                    | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/axi_awready0                                                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg_0[0]                                                                                                                                                                  | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M1/index_sampled[4]_i_1__5_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter[4]_i_2__35_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter[4]_i_1__44_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/B2_slave/sclk_counter[4]_i_2__34_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/B2_slave/sclk_counter[4]_i_1__43_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E2/index_sampled[4]_i_1__22_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                          | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J1/index_sampled[4]_i_1__15_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/J2_slave/sclk_counter[4]_i_2__18_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/J2_slave/sclk_counter[4]_i_1__27_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/O1_slave/sclk_counter[4]_i_2__9_n_0                                                                                                                                                                                                       | seeg_zynq_i/seeg_top_0/inst/seeg/O1_slave/sclk_counter[4]_i_1__18_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F2/index_sampled[4]_i_1__20_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/index_sampled[4]_i_1__1_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/G2_slave/sclk_counter[4]_i_2__24_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/G2_slave/sclk_counter[4]_i_1__33_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/index_sampled[4]_i_1__9_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled[4]_i_1__28_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/index_sampled[4]_i_1__10_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                               | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                  |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/S_AXI_ARESETN_2[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/E2_slave/sclk_counter[4]_i_2__28_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/E2_slave/sclk_counter[4]_i_1__37_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              5 |         1.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/F1_slave/sclk_counter[4]_i_2__27_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/F1_slave/sclk_counter[4]_i_1__36_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled[4]_i_1__30_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/E1_slave/sclk_counter[4]_i_2__29_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/E1_slave/sclk_counter[4]_i_1__38_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/C2_slave/sclk_counter[4]_i_2__32_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/C2_slave/sclk_counter[4]_i_1__41_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/C1_slave/sclk_counter[4]_i_2__33_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/C1_slave/sclk_counter[4]_i_1__42_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N1/index_sampled[4]_i_1__7_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G1/index_sampled[4]_i_1__19_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/S_AXI_ARESETN_0                                                                                                                                                                                                               | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state_reg[0]                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/index_sampled[4]_i_1__8_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/index_sampled[4]_i_1__3_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/index_sampled[4]_i_1__0_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/H2_slave/sclk_counter[4]_i_2__22_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/H2_slave/sclk_counter[4]_i_1__31_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/A2_slave/sclk_counter[4]_i_2__36_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/A2_slave/sclk_counter[4]_i_1__45_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/H1_slave/sclk_counter[4]_i_2__23_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/H1_slave/sclk_counter[4]_i_1__32_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D2/index_sampled[4]_i_1_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/D2_slave/sclk_counter[4]_i_2__30_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/D2_slave/sclk_counter[4]_i_1__39_n_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/index_sampled[4]_i_1__4_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/index_sampled[4]_i_1__17_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/index_sampled[4]_i_1__24_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/index_sampled[4]_i_1__25_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/FSM_onehot_state_reg[1]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M2/index_sampled[4]_i_1__6_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G2/index_sampled[4]_i_1__18_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/S_AXI_ARESETN_1                                                                                                                                                                                                                 | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/S_AXI_ARESETN_0                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J2/index_sampled[4]_i_1__14_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                    | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/index_sampled[4]_i_1__26_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/D1_slave/sclk_counter[4]_i_2__31_n_0                                                                                                                                                                                                      | seeg_zynq_i/seeg_top_0/inst/seeg/D1_slave/sclk_counter[4]_i_1__40_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                4 |              6 |         1.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                          | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                  |                1 |              6 |         6.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                       | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                       | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/proc_sys_reset_78M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/SEQ/seq_clr                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/padding_counter[6]_i_1__45_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                               |                2 |              7 |         3.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/padding_counter[6]_i_1__44_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[159]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                              |                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/E/done_cs_hold_counter[6]_i_1__46_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/done_cs_hold_counter[6]_i_1__43_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/done_cs_hold_counter[6]_i_1__45_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/axi_arready0                                                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/done_cs_hold_counter[6]_i_1__44_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/E/padding_counter[6]_i_1__46_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/padding_counter[6]_i_1__43_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/I/done_cs_hold_counter[6]_i_1__42_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/I/padding_counter[6]_i_1__42_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/timestamp                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                              | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                 |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                               | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                              | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                        | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                   | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/rhd_64_bit_chunks_counter                                                                                                                                                                                                        | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_5                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/p_1_in[31]                                                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                8 |              8 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/rhs_64_bit_chunks_counter                                                                                                                                                                                                         | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_6                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/p_1_in[23]                                                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                              | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                                               |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/p_1_in[8]                                                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/p_1_in[7]                                                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                |                1 |              8 |         8.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/padding_counter[7]_i_1__31_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/FSM_sequential_state_reg[1]_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                             | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                     |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command[7]_i_2__0_n_0                                                                                                                                                                                                  | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command[7]_i_1__0_n_0                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                             | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A2/done_cs_hold_counter[7]_i_1__29_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/E[0]                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/padding_counter[7]_i_1__8_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N1/E[0]                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N1/padding_counter[7]_i_1__7_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/E[0]                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/padding_counter[7]_i_1__10_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter[7]_i_1__9_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/done_cs_hold_counter[7]_i_1__9_n_0                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter[7]_i_1__30_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/done_cs_hold_counter[7]_i_1__30_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/padding_counter[7]_i_1__26_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/padding_counter[7]_i_1__3_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter[7]_i_1__28_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter[7]_i_1__27_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F2/padding_counter[7]_i_1__20_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F2/done_cs_hold_counter[7]_i_1__20_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G1/padding_counter[7]_i_1__19_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G1/done_cs_hold_counter[7]_i_1__19_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter[7]_i_1__3_n_0                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D2/padding_counter[7]_i_1_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_cs_hold_counter[7]_i_1_n_0                                                                                                                                                                                               | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/E[0]                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/padding_counter[7]_i_1__0_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P1/padding_counter[7]_i_1__11_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E2/padding_counter[7]_i_1__22_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E2/done_cs_hold_counter[7]_i_1__22_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M1/padding_counter[7]_i_1__5_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter[7]_i_1__5_n_0                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P2/padding_counter[7]_i_1__12_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P2/done_cs_hold_counter[7]_i_1__12_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P1/E[0]                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/padding_counter[7]_i_1__21_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter[7]_i_1__21_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                8 |              8 |         1.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J1/padding_counter[7]_i_1__15_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J1/done_cs_hold_counter[7]_i_1__15_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I2/padding_counter[7]_i_1__16_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I2/done_cs_hold_counter[7]_i_1__16_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/padding_counter[7]_i_1__27_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G2/padding_counter[7]_i_1__18_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G2/done_cs_hold_counter[7]_i_1__18_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/padding_counter[7]_i_1__25_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter[7]_i_1__25_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/padding_counter[7]_i_1__24_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter[7]_i_1__24_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/padding_counter[7]_i_1__4_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter[7]_i_1__4_n_0                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter[7]_i_1__26_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/padding_counter[7]_i_1__23_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter[7]_i_1__23_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A2/padding_counter[7]_i_1__29_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command[7]_i_2_n_0                                                                                                                                                                                                    | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command[7]_i_1_n_0                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/M/padding_counter[7]_i_1__38_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/M/E[0]                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/N/done_cs_hold_counter[7]_i_1__39_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/N/padding_counter[7]_i_1__39_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/O/FSM_sequential_state_reg[1]_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/O/padding_counter[7]_i_1__40_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/B/done_cs_hold_counter[7]_i_1__32_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/B/padding_counter[7]_i_1__32_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[m_valid_i]_0                                                                                                                                                                              | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                         | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/done_cs_hold_counter[7]_i_1__41_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/padding_counter[7]_i_1__41_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M2/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                              | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter[7]_i_1__13_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K2/done_cs_hold_counter[7]_i_1__2_n_0                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K2/padding_counter[7]_i_1__2_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter[7]_i_1__17_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter[7]_i_1__17_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/C/done_cs_hold_counter[7]_i_1__33_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M2/padding_counter[7]_i_1__6_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J2/done_cs_hold_counter[7]_i_1__14_n_0                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J2/padding_counter[7]_i_1__14_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                          | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/padding_counter[7]_i_1__1_n_0                                                                                                                                                                                                 | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/done_cs_hold_counter[7]_i_1__1_n_0                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/padding_counter[7]_i_1__28_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                        | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/C/padding_counter[7]_i_1__33_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/D__0/padding_counter[7]_i_1__34_n_0                                                                                                                                                                                               | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/D__0/E[0]                                                                                                                                                                                                                         | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/J/done_cs_hold_counter[7]_i_1__35_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/J/padding_counter[7]_i_1__35_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/K/FSM_sequential_state_reg[1]_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/K/padding_counter[7]_i_1__36_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/L/done_cs_hold_counter[7]_i_1__37_n_0                                                                                                                                                                                             | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/L/padding_counter[7]_i_1__37_n_0                                                                                                                                                                                                  | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/padding_counter[7]_i_1__13_n_0                                                                                                                                                                                                | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                5 |              9 |         1.80 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/timestamp                                                                                                                                                                                                                        | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[10]_0                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                4 |              9 |         2.25 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                          | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                   |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/clk_counter[8]_i_1__28_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/O/clk_counter[8]_i_1__40_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/N/clk_counter[8]_i_1__39_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/M/clk_counter[8]_i_1__38_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/clk_counter[8]_i_1__23_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/clk_counter[8]_i_1__41_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/clk_counter[8]_i_1__4_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/B/clk_counter[8]_i_1__32_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/clk_counter[8]_i_1__31_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/clk_counter[8]_i_1__43_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/clk_counter[8]_i_1__45_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/E/clk_counter[8]_i_1__46_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                               | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              9 |         4.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J1/clk_counter[8]_i_1__15_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/L/clk_counter[8]_i_1__37_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/clk_counter[8]_i_1__13_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K2/clk_counter[8]_i_1__2_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/K/clk_counter[8]_i_1__36_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/J/clk_counter[8]_i_1__35_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/I/clk_counter[8]_i_1__42_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I2/clk_counter[8]_i_1__16_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/D__0/clk_counter[8]_i_1__34_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk_counter[8]_i_1__44_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/clk_counter[8]_i_1__21_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P1/clk_counter[8]_i_1__11_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P2/clk_counter[8]_i_1__12_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M1/clk_counter[8]_i_1__5_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E2/clk_counter[8]_i_1__22_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/C/clk_counter[8]_i_1__33_n_0                                                                                                                                                                                                      | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/clk_counter[8]_i_1__1_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/clk_counter[8]_i_1__0_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D2/clk_counter[8]_i_1_n_0                                                                                                                                                                                                        | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/clk_counter[8]_i_1__27_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state_reg[0]_1                                                                                                                                                                                                     | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/S_AXI_ARESETN_2                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/clk_counter[8]_i_1__3_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G1/clk_counter[8]_i_1__19_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F2/clk_counter[8]_i_1__20_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A2/clk_counter[8]_i_1__29_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/clk_counter[8]_i_1__8_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N1/clk_counter[8]_i_1__7_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/clk_counter[8]_i_1__30_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/J2/clk_counter[8]_i_1__14_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/clk_counter[8]_i_1__10_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M2/clk_counter[8]_i_1__6_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/clk_counter[8]_i_1__17_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/clk_counter[8]_i_1__9_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/clk_counter[8]_i_1__26_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/G2/clk_counter[8]_i_1__18_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/clk_counter[8]_i_1__25_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/clk_counter[8]_i_1__24_n_0                                                                                                                                                                                                    | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                |                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                             |                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                          | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                8 |             10 |         1.25 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             10 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                       | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state[11]_i_1__1_n_0                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                        | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[159]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                   |                4 |             12 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                6 |             12 |         2.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                             | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                             |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                |                                                                                                                                                                                                                                                                                |                6 |             14 |         2.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             14 |         3.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                       |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                             |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            |                                                                                                                                                                                                                                                                                |                1 |             14 |        14.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_global_channel_rhd                                                                                                                                                                                                        | seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd[11]_i_1_n_0                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |               11 |             15 |         1.36 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                           | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             16 |         1.23 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                                | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/batch_size_counter[15]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/S_AXI_ARESETN_1[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                     | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                6 |             16 |         2.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                                                                                    | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                   | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               15 |             16 |         1.07 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                     | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[17]_i_1__0_n_0                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                9 |             18 |         2.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/CS_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                5 |             18 |         3.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                           |                3 |             18 |         6.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhs                                                                                                                                                                                                                 | seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhs[10]_i_1_n_0                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/write_register_data[11]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               16 |             19 |         1.19 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[17]_i_1_n_0                                                                                                                                                                                                     | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                       | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                7 |             21 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                8 |             22 |         2.75 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                7 |             22 |         3.14 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_K[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             23 |         3.83 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |               11 |             23 |         2.09 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             23 |         2.88 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_O[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_N[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_M[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             23 |         3.83 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_L[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             23 |         2.88 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_A[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             23 |         3.83 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_J[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             23 |         3.83 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_D[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_C[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_B[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             23 |         2.88 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             26 |         6.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                    | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                      | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               12 |             26 |         2.17 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               16 |             26 |         1.62 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_F[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             27 |         3.38 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_H[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             27 |         4.50 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_I[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             27 |         6.75 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_G[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             27 |         3.86 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_in_E[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             27 |         3.86 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                         | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               14 |             27 |         1.93 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             28 |         7.00 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   |                                                                                                                                                                                                                                                                            | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/ClockDivideByEight/counter[0]_i_1__30_n_0                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             28 |         7.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                   |                                                                                                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE |                                                                                                                                                                                                                                                                            | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/counter[0]_i_1__31_n_0                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                                |                2 |             28 |        14.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                             |                                                                                                                                                                                                                                                                                |                2 |             29 |        14.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                       | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                            | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                6 |             30 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_1[0]                                                                                                                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                6 |             30 |         5.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/sts_received_i_reg_1                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                4 |             32 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in_0                                                                                                                                                                                               | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                   |               32 |             32 |         1.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/slv_reg_rden                                                                                                                                                                                                                                   | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                      | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                                      | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                      |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_msb_i                                                                                                                                                                         | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                    | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                     | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |                4 |             32 |         8.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                               |               11 |             34 |         3.09 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               13 |             35 |         2.69 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               12 |             35 |         2.92 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                |               12 |             36 |         3.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                          |                                                                                                                                                                                                                                                                                |               10 |             36 |         3.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             36 |         4.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |             36 |         3.27 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                7 |             37 |         5.29 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             37 |         5.29 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             38 |         3.80 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                7 |             39 |         5.57 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                7 |             39 |         5.57 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |               12 |             52 |         4.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                               | seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |               14 |             54 |         3.86 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                          | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               19 |             58 |         3.05 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                             | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               18 |             58 |         3.22 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                     | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               17 |             58 |         3.41 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0                                                                                                                                       | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               18 |             58 |         3.22 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               17 |             58 |         3.41 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               18 |             58 |         3.22 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2[0]                                                                                                                                   | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               18 |             58 |         3.22 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[5]                                                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               22 |             58 |         2.64 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                         | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               17 |             58 |         3.41 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                      | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               24 |             59 |         2.46 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                        | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                9 |             59 |         6.56 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                       | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                9 |             60 |         6.67 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                    |               19 |             60 |         3.16 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               28 |             60 |         2.14 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                    | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |                9 |             62 |         6.89 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                               | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |                8 |             63 |         7.88 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                    | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/SR[0]                                                                                                                                                    |               11 |             63 |         5.73 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               46 |             63 |         1.37 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               14 |             64 |         4.57 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             64 |         5.82 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               11 |             64 |         5.82 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               11 |             64 |         5.82 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |               13 |             64 |         4.92 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               13 |             64 |         4.92 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               13 |             64 |         4.92 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                |                                                                                                                                                                                                                                                                                |               11 |             64 |         5.82 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             65 |         5.91 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/seeg_top_0/inst/seeg/data_out[63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               24 |             65 |         2.71 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                              |                                                                                                                                                                                                                                                                                |               11 |             65 |         5.91 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             65 |         6.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               10 |             65 |         6.50 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg16_out                                                                                                                                | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                       |               20 |             66 |         3.30 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                              |                                                                                                                                                                                                                                                                                |               11 |             68 |         6.18 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                            |                                                                                                                                                                                                                                                                                |               11 |             68 |         6.18 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                    | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_6[0]                                                                                                                                       |               17 |             68 |         4.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               12 |             71 |         5.92 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             71 |         6.45 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               11 |             71 |         6.45 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               12 |             71 |         5.92 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                          |                                                                                                                                                                                                                                                                                |               14 |             72 |         5.14 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                |               14 |             72 |         5.14 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                               | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               22 |             73 |         3.32 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |             73 |         6.64 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               11 |             73 |         6.64 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                         | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               22 |             73 |         3.32 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                    |               23 |             75 |         3.26 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                         | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               10 |             76 |         7.60 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                                |                5 |             76 |        15.20 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               11 |             76 |         6.91 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             76 |         6.91 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               13 |             77 |         5.92 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               13 |             77 |         5.92 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                     | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               16 |             78 |         4.88 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                 | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               16 |             78 |         4.88 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                           | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__1_n_0                                                                                                                                                      |                6 |             79 |        13.17 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                              |                                                                                                                                                                                                                                                                                |               15 |             86 |         5.73 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                |               14 |             86 |         6.14 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               12 |             88 |         7.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               20 |             91 |         4.55 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               11 |             95 |         8.64 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            | seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               30 |             99 |         3.30 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               11 |            123 |        11.18 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               12 |            123 |        10.25 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               11 |            123 |        11.18 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               20 |            131 |         6.55 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               20 |            131 |         6.55 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               98 |            133 |         1.36 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |            136 |        15.11 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |            136 |        15.11 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |            136 |        15.11 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               14 |            141 |        10.07 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               20 |            145 |         7.25 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               20 |            145 |         7.25 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               14 |            146 |        10.43 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_1[0]                                                                                     | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit20_out                                                                                                                                                                                      |               45 |            149 |         3.31 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                 | seeg_zynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit20_out                                                                                                                                                                                      |               45 |            149 |         3.31 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               14 |            151 |        10.79 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |            154 |        10.27 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |            154 |        10.27 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                |               12 |            184 |        15.33 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           | seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                |               12 |            184 |        15.33 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   |                                                                                                                                                                                                                                                                            | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/CS_reg_0                                                                                                                                                                                                                          |               77 |            192 |         2.49 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               53 |            224 |         4.23 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/FSM_onehot_state_reg[1]                                                                                                                                                                                                         | seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/P/channel_reg[4]                                                                                                                                                                                                                      |               37 |            256 |         6.92 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE |                                                                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |              114 |            401 |         3.52 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]                                                                                                                                                                                                            | seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/FSM_onehot_state_reg[15]_rep                                                                                                                                                                                                      |              131 |            800 |         6.11 |
|  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clk_rhd   |                                                                                                                                                                                                                                                                            | seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |              256 |           1026 |         4.01 |
|  seeg_zynq_i/clk_wiz_0/inst/clk_78M                           |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |              279 |           1145 |         4.10 |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


