{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465010500363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465010500364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 20:21:40 2016 " "Processing started: Fri Jun 03 20:21:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465010500364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010500364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010500364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1465010500849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputop.sv 20 20 " "Found 20 design units, including 20 entities, in source file cputop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPUTop " "Found entity 1: CPUTop" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU " "Found entity 2: CPU" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "3 instructionMem " "Found entity 3: instructionMem" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "4 PC " "Found entity 4: PC" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "5 Increment " "Found entity 5: Increment" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "6 instDecoder " "Found entity 6: instDecoder" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "7 RegisterFile " "Found entity 7: RegisterFile" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder5_32 " "Found entity 8: decoder5_32" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux1024_32 " "Found entity 9: mux1024_32" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg32 " "Found entity 10: reg32" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "11 reg16 " "Found entity 11: reg16" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "12 reg5 " "Found entity 12: reg5" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux2_1 " "Found entity 13: mux2_1" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "14 DFlipFlop " "Found entity 14: DFlipFlop" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "15 SRAM " "Found entity 15: SRAM" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "16 ALU " "Found entity 16: ALU" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "17 AdderSubtractor " "Found entity 17: AdderSubtractor" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "18 func_slt " "Found entity 18: func_slt" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "19 Shifter " "Found entity 19: Shifter" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""} { "Info" "ISGN_ENTITY_NAME" "20 disp " "Found entity 20: disp" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465010509772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010509772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rnwnclkBar CPUTop.sv(1174) " "Verilog HDL Implicit Net warning at CPUTop.sv(1174): created implicit net for \"rnwnclkBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg2ALUMux1SelBar CPUTop.sv(1175) " "Verilog HDL Implicit Net warning at CPUTop.sv(1175): created implicit net for \"reg2ALUMux1SelBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg2ALUMux2SelBar CPUTop.sv(1176) " "Verilog HDL Implicit Net warning at CPUTop.sv(1176): created implicit net for \"reg2ALUMux2SelBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataoutMuxSelBar CPUTop.sv(1178) " "Verilog HDL Implicit Net warning at CPUTop.sv(1178): created implicit net for \"dataoutMuxSelBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branchMuxSel1 CPUTop.sv(1181) " "Verilog HDL Implicit Net warning at CPUTop.sv(1181): created implicit net for \"branchMuxSel1\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branchMuxSelBar1 CPUTop.sv(1181) " "Verilog HDL Implicit Net warning at CPUTop.sv(1181): created implicit net for \"branchMuxSelBar1\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branchMuxSel2 CPUTop.sv(1182) " "Verilog HDL Implicit Net warning at CPUTop.sv(1182): created implicit net for \"branchMuxSel2\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branchMuxSelBar2 CPUTop.sv(1182) " "Verilog HDL Implicit Net warning at CPUTop.sv(1182): created implicit net for \"branchMuxSelBar2\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jbMuxSelBar CPUTop.sv(1183) " "Verilog HDL Implicit Net warning at CPUTop.sv(1183): created implicit net for \"jbMuxSelBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fbMuxSelBar CPUTop.sv(1184) " "Verilog HDL Implicit Net warning at CPUTop.sv(1184): created implicit net for \"fbMuxSelBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zeroBufout CPUTop.sv(1190) " "Verilog HDL Implicit Net warning at CPUTop.sv(1190): created implicit net for \"zeroBufout\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zeroBufoutBar CPUTop.sv(1190) " "Verilog HDL Implicit Net warning at CPUTop.sv(1190): created implicit net for \"zeroBufoutBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ofBufout CPUTop.sv(1191) " "Verilog HDL Implicit Net warning at CPUTop.sv(1191): created implicit net for \"ofBufout\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ofBufoutBar CPUTop.sv(1191) " "Verilog HDL Implicit Net warning at CPUTop.sv(1191): created implicit net for \"ofBufoutBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coBufout CPUTop.sv(1192) " "Verilog HDL Implicit Net warning at CPUTop.sv(1192): created implicit net for \"coBufout\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coBufoutBar CPUTop.sv(1192) " "Verilog HDL Implicit Net warning at CPUTop.sv(1192): created implicit net for \"coBufoutBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "negBufout CPUTop.sv(1193) " "Verilog HDL Implicit Net warning at CPUTop.sv(1193): created implicit net for \"negBufout\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "negBufoutBar CPUTop.sv(1193) " "Verilog HDL Implicit Net warning at CPUTop.sv(1193): created implicit net for \"negBufoutBar\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CO CPUTop.sv(1383) " "Verilog HDL Implicit Net warning at CPUTop.sv(1383): created implicit net for \"CO\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1383 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_a CPUTop.sv(1399) " "Verilog HDL Implicit Net warning at CPUTop.sv(1399): created implicit net for \"overflow_a\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1399 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_s CPUTop.sv(1400) " "Verilog HDL Implicit Net warning at CPUTop.sv(1400): created implicit net for \"overflow_s\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010509773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUTop " "Elaborating entity \"CPUTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1465010509820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 CPUTop.sv(17) " "Verilog HDL assignment warning at CPUTop.sv(17): truncated value with size 32 to match size of target (26)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465010509822 "|CPUTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:mycpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:mycpu\"" {  } { { "CPUTop.sv" "mycpu" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010510707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:mycpu\|RegisterFile:myregfile " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\"" {  } { { "CPUTop.sv" "myregfile" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010510730 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qBar CPUTop.sv(1281) " "Verilog HDL or VHDL warning at CPUTop.sv(1281): object \"qBar\" assigned a value but never read" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465010510731 "|CPUTop|CPU:mycpu|RegisterFile:myregfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 CPU:mycpu\|RegisterFile:myregfile\|decoder5_32:mydecoder " "Elaborating entity \"decoder5_32\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\|decoder5_32:mydecoder\"" {  } { { "CPUTop.sv" "mydecoder" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010510768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 CPU:mycpu\|RegisterFile:myregfile\|reg32:myreg\[0\] " "Elaborating entity \"reg32\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\|reg32:myreg\[0\]\"" {  } { { "CPUTop.sv" "myreg\[0\]" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010510777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop CPU:mycpu\|RegisterFile:myregfile\|reg32:myreg\[0\]\|DFlipFlop:mydff\[0\] " "Elaborating entity \"DFlipFlop\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\|reg32:myreg\[0\]\|DFlipFlop:mydff\[0\]\"" {  } { { "CPUTop.sv" "mydff\[0\]" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010510788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1024_32 CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1 " "Elaborating entity \"mux1024_32\" for hierarchy \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\"" {  } { { "CPUTop.sv" "mux1" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM CPU:mycpu\|SRAM:mysram " "Elaborating entity \"SRAM\" for hierarchy \"CPU:mycpu\|SRAM:mysram\"" {  } { { "CPUTop.sv" "mysram" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 CPU:mycpu\|mux2_1:reg2ALUMux1\[0\] " "Elaborating entity \"mux2_1\" for hierarchy \"CPU:mycpu\|mux2_1:reg2ALUMux1\[0\]\"" {  } { { "CPUTop.sv" "reg2ALUMux1\[0\]" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:mycpu\|ALU:myalu " "Elaborating entity \"ALU\" for hierarchy \"CPU:mycpu\|ALU:myalu\"" {  } { { "CPUTop.sv" "myalu" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPUTop.sv(1397) " "Verilog HDL assignment warning at CPUTop.sv(1397): truncated value with size 32 to match size of target (1)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465010511161 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryout CPUTop.sv(1402) " "Inferred latch for \"carryout\" at CPUTop.sv(1402)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511162 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow CPUTop.sv(1401) " "Inferred latch for \"overflow\" at CPUTop.sv(1401)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511162 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[0\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[0\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511162 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[1\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[1\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511162 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[2\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[2\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[3\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[3\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[4\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[4\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[5\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[5\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[6\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[6\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[7\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[7\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[8\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[8\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[9\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[9\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[10\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[10\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[11\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[11\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[12\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[12\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[13\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[13\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[14\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[14\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempres\[0\]\[15\] CPUTop.sv(1380) " "Inferred latch for \"tempres\[0\]\[15\]\" at CPUTop.sv(1380)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010511163 "|CPUTop|CPU:mycpu|ALU:myalu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor CPU:mycpu\|ALU:myalu\|AdderSubtractor:addsub " "Elaborating entity \"AdderSubtractor\" for hierarchy \"CPU:mycpu\|ALU:myalu\|AdderSubtractor:addsub\"" {  } { { "CPUTop.sv" "addsub" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_slt CPU:mycpu\|ALU:myalu\|func_slt:funcslt " "Elaborating entity \"func_slt\" for hierarchy \"CPU:mycpu\|ALU:myalu\|func_slt:funcslt\"" {  } { { "CPUTop.sv" "funcslt" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPUTop.sv(1450) " "Verilog HDL assignment warning at CPUTop.sv(1450): truncated value with size 32 to match size of target (1)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465010511198 "|CPUTop|CPU:mycpu|ALU:myalu|func_slt:funcslt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter CPU:mycpu\|ALU:myalu\|Shifter:shif " "Elaborating entity \"Shifter\" for hierarchy \"CPU:mycpu\|ALU:myalu\|Shifter:shif\"" {  } { { "CPUTop.sv" "shif" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPUTop.sv(1462) " "Verilog HDL assignment warning at CPUTop.sv(1462): truncated value with size 32 to match size of target (1)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465010511207 "|CPUTop|CPU:mycpu|ALU:myalu|Shifter:shif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPUTop.sv(1465) " "Verilog HDL assignment warning at CPUTop.sv(1465): truncated value with size 32 to match size of target (2)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465010511207 "|CPUTop|CPU:mycpu|ALU:myalu|Shifter:shif"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:mycpu\|PC:mypc " "Elaborating entity \"PC\" for hierarchy \"CPU:mycpu\|PC:mypc\"" {  } { { "CPUTop.sv" "mypc" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem CPU:mycpu\|instructionMem:myinstmem " "Elaborating entity \"instructionMem\" for hierarchy \"CPU:mycpu\|instructionMem:myinstmem\"" {  } { { "CPUTop.sv" "myinstmem" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment CPU:mycpu\|Increment:myinc " "Elaborating entity \"Increment\" for hierarchy \"CPU:mycpu\|Increment:myinc\"" {  } { { "CPUTop.sv" "myinc" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPUTop.sv(1234) " "Verilog HDL assignment warning at CPUTop.sv(1234): truncated value with size 32 to match size of target (1)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465010511330 "|CPUTop|CPU:mycpu|Increment:myinc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instDecoder CPU:mycpu\|instDecoder:mydecoder " "Elaborating entity \"instDecoder\" for hierarchy \"CPU:mycpu\|instDecoder:mydecoder\"" {  } { { "CPUTop.sv" "mydecoder" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 CPUTop.sv(1259) " "Verilog HDL assignment warning at CPUTop.sv(1259): truncated value with size 4 to match size of target (3)" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465010511341 "|CPUTop|CPU:mycpu|instDecoder:mydecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 CPU:mycpu\|reg16:reg2ALUBuf1 " "Elaborating entity \"reg16\" for hierarchy \"CPU:mycpu\|reg16:reg2ALUBuf1\"" {  } { { "CPUTop.sv" "reg2ALUBuf1" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5 CPU:mycpu\|reg5:WRSBuf1 " "Elaborating entity \"reg5\" for hierarchy \"CPU:mycpu\|reg5:WRSBuf1\"" {  } { { "CPUTop.sv" "WRSBuf1" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:mydisp " "Elaborating entity \"disp\" for hierarchy \"disp:mydisp\"" {  } { { "CPUTop.sv" "mydisp" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010511418 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[0\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[1\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[2\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[3\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[3\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[4\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[4\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[5\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[5\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[6\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[6\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[7\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[7\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[8\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[8\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[9\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[9\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[10\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[10\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[11\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[11\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[12\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[12\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[13\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[13\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[14\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[14\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[15\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[15\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[16\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[16\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[17\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[17\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[18\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[18\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[19\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[19\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[20\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[20\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[21\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[21\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[22\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[22\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[23\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[23\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[24\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[24\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[25\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[25\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[26\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[26\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[28\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[28\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[29\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[29\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[30\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[30\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|instructionMem:myinstmem\|dataout\[31\] " "Converted tri-state buffer \"CPU:mycpu\|instructionMem:myinstmem\|dataout\[31\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1198 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[0\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[1\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[2\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[3\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[3\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[4\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[4\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[5\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[5\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[6\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[6\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[7\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[7\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[8\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[8\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[9\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[9\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[10\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[10\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[11\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[11\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[12\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[12\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[13\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[13\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[14\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[14\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|SRAM:mysram\|dataout\[15\] " "Converted tri-state buffer \"CPU:mycpu\|SRAM:mysram\|dataout\[15\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1354 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[0\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[0\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[1\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[1\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[2\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[2\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[3\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[3\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[4\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[4\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[5\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[5\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[6\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[6\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[7\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[7\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[8\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[8\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[9\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[9\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[10\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[10\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[11\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[11\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[12\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[12\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[13\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[13\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[14\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[14\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[15\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux2\|out\[15\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[0\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[0\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[1\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[1\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[2\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[2\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[3\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[3\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[4\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[4\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[5\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[5\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[6\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[6\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[7\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[7\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[8\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[8\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[9\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[9\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[10\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[10\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[11\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[11\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[12\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[12\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[13\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[13\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[14\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[14\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[15\] " "Converted tri-state buffer \"CPU:mycpu\|RegisterFile:myregfile\|mux1024_32:mux1\|out\[15\]\" feeding internal logic into a wire" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1303 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1465010512538 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1465010512538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1465010514977 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~139 CPU:mycpu\|instructionMem:myinstmem\|mem~144 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~139\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~144\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~191 CPU:mycpu\|instructionMem:myinstmem\|mem~196 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~191\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~196\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~113 CPU:mycpu\|instructionMem:myinstmem\|mem~118 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~113\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~118\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~165 CPU:mycpu\|instructionMem:myinstmem\|mem~170 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~165\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~170\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~347 CPU:mycpu\|instructionMem:myinstmem\|mem~352 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~347\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~352\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~399 CPU:mycpu\|instructionMem:myinstmem\|mem~404 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~399\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~404\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~321 CPU:mycpu\|instructionMem:myinstmem\|mem~326 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~321\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~326\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~373 CPU:mycpu\|instructionMem:myinstmem\|mem~378 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~373\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~378\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~555 CPU:mycpu\|instructionMem:myinstmem\|mem~560 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~555\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~560\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~607 CPU:mycpu\|instructionMem:myinstmem\|mem~612 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~607\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~612\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~529 CPU:mycpu\|instructionMem:myinstmem\|mem~534 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~529\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~534\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~581 CPU:mycpu\|instructionMem:myinstmem\|mem~586 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~581\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~586\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~763 CPU:mycpu\|instructionMem:myinstmem\|mem~768 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~763\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~768\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~815 CPU:mycpu\|instructionMem:myinstmem\|mem~820 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~815\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~820\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~737 CPU:mycpu\|instructionMem:myinstmem\|mem~742 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~737\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~742\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~789 CPU:mycpu\|instructionMem:myinstmem\|mem~794 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~789\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~794\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~971 CPU:mycpu\|instructionMem:myinstmem\|mem~976 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~971\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~976\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1023 CPU:mycpu\|instructionMem:myinstmem\|mem~1028 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1023\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1028\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~945 CPU:mycpu\|instructionMem:myinstmem\|mem~950 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~945\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~950\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~997 CPU:mycpu\|instructionMem:myinstmem\|mem~1002 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~997\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1002\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1179 CPU:mycpu\|instructionMem:myinstmem\|mem~1184 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1179\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1184\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1231 CPU:mycpu\|instructionMem:myinstmem\|mem~1236 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1231\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1236\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1153 CPU:mycpu\|instructionMem:myinstmem\|mem~1158 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1153\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1158\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1205 CPU:mycpu\|instructionMem:myinstmem\|mem~1210 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1205\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1210\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1387 CPU:mycpu\|instructionMem:myinstmem\|mem~1392 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1387\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1392\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1439 CPU:mycpu\|instructionMem:myinstmem\|mem~1444 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1439\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1444\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1361 CPU:mycpu\|instructionMem:myinstmem\|mem~1366 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1361\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1366\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1413 CPU:mycpu\|instructionMem:myinstmem\|mem~1418 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1413\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1418\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1595 CPU:mycpu\|instructionMem:myinstmem\|mem~1600 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1595\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1600\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1647 CPU:mycpu\|instructionMem:myinstmem\|mem~1652 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1647\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1652\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1569 CPU:mycpu\|instructionMem:myinstmem\|mem~1574 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1569\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1574\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1621 CPU:mycpu\|instructionMem:myinstmem\|mem~1626 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1621\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1626\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1803 CPU:mycpu\|instructionMem:myinstmem\|mem~1808 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1803\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1808\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1855 CPU:mycpu\|instructionMem:myinstmem\|mem~1860 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1855\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1860\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1777 CPU:mycpu\|instructionMem:myinstmem\|mem~1782 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1777\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1782\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1829 CPU:mycpu\|instructionMem:myinstmem\|mem~1834 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1829\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1834\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2011 CPU:mycpu\|instructionMem:myinstmem\|mem~2016 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2011\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2016\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2063 CPU:mycpu\|instructionMem:myinstmem\|mem~2068 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2063\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2068\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1985 CPU:mycpu\|instructionMem:myinstmem\|mem~1990 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1985\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1990\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2037 CPU:mycpu\|instructionMem:myinstmem\|mem~2042 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2037\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2042\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2219 CPU:mycpu\|instructionMem:myinstmem\|mem~2224 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2219\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2224\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2271 CPU:mycpu\|instructionMem:myinstmem\|mem~2276 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2271\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2276\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2193 CPU:mycpu\|instructionMem:myinstmem\|mem~2198 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2193\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2198\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2245 CPU:mycpu\|instructionMem:myinstmem\|mem~2250 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2245\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2250\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2427 CPU:mycpu\|instructionMem:myinstmem\|mem~2432 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2427\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2432\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2479 CPU:mycpu\|instructionMem:myinstmem\|mem~2484 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2479\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2484\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2401 CPU:mycpu\|instructionMem:myinstmem\|mem~2406 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2401\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2406\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2453 CPU:mycpu\|instructionMem:myinstmem\|mem~2458 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2453\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2458\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2635 CPU:mycpu\|instructionMem:myinstmem\|mem~2640 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2635\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2640\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2687 CPU:mycpu\|instructionMem:myinstmem\|mem~2692 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2687\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2692\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2609 CPU:mycpu\|instructionMem:myinstmem\|mem~2614 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2609\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2614\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2661 CPU:mycpu\|instructionMem:myinstmem\|mem~2666 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2661\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2666\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2843 CPU:mycpu\|instructionMem:myinstmem\|mem~2848 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2843\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2848\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2895 CPU:mycpu\|instructionMem:myinstmem\|mem~2900 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2895\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2900\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2817 CPU:mycpu\|instructionMem:myinstmem\|mem~2822 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2817\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2822\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2869 CPU:mycpu\|instructionMem:myinstmem\|mem~2874 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2869\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2874\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3051 CPU:mycpu\|instructionMem:myinstmem\|mem~3056 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3051\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3056\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3103 CPU:mycpu\|instructionMem:myinstmem\|mem~3108 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3103\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3108\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3025 CPU:mycpu\|instructionMem:myinstmem\|mem~3030 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3025\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3030\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3077 CPU:mycpu\|instructionMem:myinstmem\|mem~3082 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3077\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3082\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3259 CPU:mycpu\|instructionMem:myinstmem\|mem~3264 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3259\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3264\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3311 CPU:mycpu\|instructionMem:myinstmem\|mem~3316 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3311\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3316\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3233 CPU:mycpu\|instructionMem:myinstmem\|mem~3238 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3233\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3238\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3285 CPU:mycpu\|instructionMem:myinstmem\|mem~3290 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3285\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3290\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~138 CPU:mycpu\|instructionMem:myinstmem\|mem~143 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~138\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~143\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~140 CPU:mycpu\|instructionMem:myinstmem\|mem~143 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~140\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~143\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~190 CPU:mycpu\|instructionMem:myinstmem\|mem~195 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~190\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~195\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~192 CPU:mycpu\|instructionMem:myinstmem\|mem~195 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~192\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~195\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~112 CPU:mycpu\|instructionMem:myinstmem\|mem~117 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~112\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~117\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~114 CPU:mycpu\|instructionMem:myinstmem\|mem~117 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~114\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~117\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~164 CPU:mycpu\|instructionMem:myinstmem\|mem~169 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~164\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~169\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~166 CPU:mycpu\|instructionMem:myinstmem\|mem~169 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~166\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~169\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~970 CPU:mycpu\|instructionMem:myinstmem\|mem~975 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~970\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~975\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~972 CPU:mycpu\|instructionMem:myinstmem\|mem~975 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~972\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~975\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1022 CPU:mycpu\|instructionMem:myinstmem\|mem~1027 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1022\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1027\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1024 CPU:mycpu\|instructionMem:myinstmem\|mem~1027 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1024\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1027\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~944 CPU:mycpu\|instructionMem:myinstmem\|mem~949 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~944\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~949\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~946 CPU:mycpu\|instructionMem:myinstmem\|mem~949 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~946\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~949\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~996 CPU:mycpu\|instructionMem:myinstmem\|mem~1001 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~996\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1001\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~998 CPU:mycpu\|instructionMem:myinstmem\|mem~1001 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~998\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1001\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~554 CPU:mycpu\|instructionMem:myinstmem\|mem~559 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~554\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~559\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~556 CPU:mycpu\|instructionMem:myinstmem\|mem~559 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~556\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~559\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~606 CPU:mycpu\|instructionMem:myinstmem\|mem~611 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~606\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~611\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~608 CPU:mycpu\|instructionMem:myinstmem\|mem~611 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~608\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~611\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~528 CPU:mycpu\|instructionMem:myinstmem\|mem~533 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~528\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~533\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~530 CPU:mycpu\|instructionMem:myinstmem\|mem~533 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~530\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~533\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~580 CPU:mycpu\|instructionMem:myinstmem\|mem~585 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~580\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~585\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~582 CPU:mycpu\|instructionMem:myinstmem\|mem~585 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~582\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~585\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1386 CPU:mycpu\|instructionMem:myinstmem\|mem~1391 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1386\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1391\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1388 CPU:mycpu\|instructionMem:myinstmem\|mem~1391 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1388\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1391\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1438 CPU:mycpu\|instructionMem:myinstmem\|mem~1443 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1438\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1443\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1440 CPU:mycpu\|instructionMem:myinstmem\|mem~1443 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1440\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1443\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1360 CPU:mycpu\|instructionMem:myinstmem\|mem~1365 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1360\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1365\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1362 CPU:mycpu\|instructionMem:myinstmem\|mem~1365 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1362\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1365\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1412 CPU:mycpu\|instructionMem:myinstmem\|mem~1417 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1412\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1417\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1414 CPU:mycpu\|instructionMem:myinstmem\|mem~1417 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1414\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1417\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~346 CPU:mycpu\|instructionMem:myinstmem\|mem~351 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~346\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~351\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~348 CPU:mycpu\|instructionMem:myinstmem\|mem~351 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~348\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~351\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~398 CPU:mycpu\|instructionMem:myinstmem\|mem~403 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~398\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~403\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~400 CPU:mycpu\|instructionMem:myinstmem\|mem~403 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~400\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~403\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~320 CPU:mycpu\|instructionMem:myinstmem\|mem~325 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~320\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~325\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~322 CPU:mycpu\|instructionMem:myinstmem\|mem~325 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~322\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~325\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~372 CPU:mycpu\|instructionMem:myinstmem\|mem~377 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~372\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~377\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~374 CPU:mycpu\|instructionMem:myinstmem\|mem~377 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~374\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~377\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1178 CPU:mycpu\|instructionMem:myinstmem\|mem~1183 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1178\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1183\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1180 CPU:mycpu\|instructionMem:myinstmem\|mem~1183 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1180\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1183\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1230 CPU:mycpu\|instructionMem:myinstmem\|mem~1235 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1230\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1235\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1232 CPU:mycpu\|instructionMem:myinstmem\|mem~1235 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1232\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1235\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1152 CPU:mycpu\|instructionMem:myinstmem\|mem~1157 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1152\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1157\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1154 CPU:mycpu\|instructionMem:myinstmem\|mem~1157 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1154\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1157\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1204 CPU:mycpu\|instructionMem:myinstmem\|mem~1209 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1204\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1209\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1206 CPU:mycpu\|instructionMem:myinstmem\|mem~1209 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1206\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1209\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~762 CPU:mycpu\|instructionMem:myinstmem\|mem~767 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~762\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~767\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~764 CPU:mycpu\|instructionMem:myinstmem\|mem~767 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~764\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~767\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~814 CPU:mycpu\|instructionMem:myinstmem\|mem~819 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~814\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~819\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~816 CPU:mycpu\|instructionMem:myinstmem\|mem~819 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~816\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~819\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~736 CPU:mycpu\|instructionMem:myinstmem\|mem~741 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~736\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~741\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~738 CPU:mycpu\|instructionMem:myinstmem\|mem~741 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~738\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~741\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~788 CPU:mycpu\|instructionMem:myinstmem\|mem~793 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~788\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~793\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~790 CPU:mycpu\|instructionMem:myinstmem\|mem~793 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~790\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~793\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1594 CPU:mycpu\|instructionMem:myinstmem\|mem~1599 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1594\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1599\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1596 CPU:mycpu\|instructionMem:myinstmem\|mem~1599 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1596\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1599\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1646 CPU:mycpu\|instructionMem:myinstmem\|mem~1651 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1646\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1651\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1648 CPU:mycpu\|instructionMem:myinstmem\|mem~1651 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1648\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1651\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1568 CPU:mycpu\|instructionMem:myinstmem\|mem~1573 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1568\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1573\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1570 CPU:mycpu\|instructionMem:myinstmem\|mem~1573 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1570\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1573\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1620 CPU:mycpu\|instructionMem:myinstmem\|mem~1625 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1620\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1625\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1622 CPU:mycpu\|instructionMem:myinstmem\|mem~1625 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1622\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1625\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1802 CPU:mycpu\|instructionMem:myinstmem\|mem~1807 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1802\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1807\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1804 CPU:mycpu\|instructionMem:myinstmem\|mem~1807 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1804\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1807\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1854 CPU:mycpu\|instructionMem:myinstmem\|mem~1859 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1854\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1859\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1856 CPU:mycpu\|instructionMem:myinstmem\|mem~1859 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1856\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1859\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1776 CPU:mycpu\|instructionMem:myinstmem\|mem~1781 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1776\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1781\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1778 CPU:mycpu\|instructionMem:myinstmem\|mem~1781 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1778\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1781\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1828 CPU:mycpu\|instructionMem:myinstmem\|mem~1833 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1828\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1833\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1830 CPU:mycpu\|instructionMem:myinstmem\|mem~1833 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1830\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1833\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2634 CPU:mycpu\|instructionMem:myinstmem\|mem~2639 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2634\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2639\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2636 CPU:mycpu\|instructionMem:myinstmem\|mem~2639 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2636\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2639\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2686 CPU:mycpu\|instructionMem:myinstmem\|mem~2691 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2686\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2691\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2688 CPU:mycpu\|instructionMem:myinstmem\|mem~2691 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2688\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2691\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2608 CPU:mycpu\|instructionMem:myinstmem\|mem~2613 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2608\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2613\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2610 CPU:mycpu\|instructionMem:myinstmem\|mem~2613 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2610\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2613\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2660 CPU:mycpu\|instructionMem:myinstmem\|mem~2665 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2660\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2665\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2662 CPU:mycpu\|instructionMem:myinstmem\|mem~2665 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2662\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2665\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2218 CPU:mycpu\|instructionMem:myinstmem\|mem~2223 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2218\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2223\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2220 CPU:mycpu\|instructionMem:myinstmem\|mem~2223 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2220\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2223\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2270 CPU:mycpu\|instructionMem:myinstmem\|mem~2275 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2270\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2275\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2272 CPU:mycpu\|instructionMem:myinstmem\|mem~2275 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2272\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2275\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2192 CPU:mycpu\|instructionMem:myinstmem\|mem~2197 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2192\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2197\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2194 CPU:mycpu\|instructionMem:myinstmem\|mem~2197 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2194\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2197\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2244 CPU:mycpu\|instructionMem:myinstmem\|mem~2249 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2244\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2249\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2246 CPU:mycpu\|instructionMem:myinstmem\|mem~2249 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2246\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2249\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3050 CPU:mycpu\|instructionMem:myinstmem\|mem~3055 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3050\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3055\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3052 CPU:mycpu\|instructionMem:myinstmem\|mem~3055 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3052\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3055\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3102 CPU:mycpu\|instructionMem:myinstmem\|mem~3107 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3102\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3107\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3104 CPU:mycpu\|instructionMem:myinstmem\|mem~3107 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3104\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3107\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3024 CPU:mycpu\|instructionMem:myinstmem\|mem~3029 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3024\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3029\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3026 CPU:mycpu\|instructionMem:myinstmem\|mem~3029 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3026\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3029\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3076 CPU:mycpu\|instructionMem:myinstmem\|mem~3081 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3076\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3081\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3078 CPU:mycpu\|instructionMem:myinstmem\|mem~3081 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3078\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3081\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2010 CPU:mycpu\|instructionMem:myinstmem\|mem~2015 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2010\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2015\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2012 CPU:mycpu\|instructionMem:myinstmem\|mem~2015 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2012\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2015\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2062 CPU:mycpu\|instructionMem:myinstmem\|mem~2067 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2062\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2067\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2064 CPU:mycpu\|instructionMem:myinstmem\|mem~2067 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2064\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2067\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1984 CPU:mycpu\|instructionMem:myinstmem\|mem~1989 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1984\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1989\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1986 CPU:mycpu\|instructionMem:myinstmem\|mem~1989 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1986\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1989\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2036 CPU:mycpu\|instructionMem:myinstmem\|mem~2041 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2036\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2041\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2038 CPU:mycpu\|instructionMem:myinstmem\|mem~2041 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2038\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2041\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2842 CPU:mycpu\|instructionMem:myinstmem\|mem~2847 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2842\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2847\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2844 CPU:mycpu\|instructionMem:myinstmem\|mem~2847 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2844\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2847\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2894 CPU:mycpu\|instructionMem:myinstmem\|mem~2899 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2894\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2899\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2896 CPU:mycpu\|instructionMem:myinstmem\|mem~2899 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2896\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2899\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2816 CPU:mycpu\|instructionMem:myinstmem\|mem~2821 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2816\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2821\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2818 CPU:mycpu\|instructionMem:myinstmem\|mem~2821 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2818\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2821\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2868 CPU:mycpu\|instructionMem:myinstmem\|mem~2873 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2868\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2873\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2870 CPU:mycpu\|instructionMem:myinstmem\|mem~2873 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2870\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2873\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2426 CPU:mycpu\|instructionMem:myinstmem\|mem~2431 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2426\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2431\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2428 CPU:mycpu\|instructionMem:myinstmem\|mem~2431 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2428\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2431\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2478 CPU:mycpu\|instructionMem:myinstmem\|mem~2483 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2478\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2483\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2480 CPU:mycpu\|instructionMem:myinstmem\|mem~2483 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2480\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2483\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2400 CPU:mycpu\|instructionMem:myinstmem\|mem~2405 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2400\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2405\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2402 CPU:mycpu\|instructionMem:myinstmem\|mem~2405 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2402\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2405\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2452 CPU:mycpu\|instructionMem:myinstmem\|mem~2457 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2452\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2457\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2454 CPU:mycpu\|instructionMem:myinstmem\|mem~2457 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2454\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2457\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3258 CPU:mycpu\|instructionMem:myinstmem\|mem~3263 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3258\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3263\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3260 CPU:mycpu\|instructionMem:myinstmem\|mem~3263 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3260\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3263\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3310 CPU:mycpu\|instructionMem:myinstmem\|mem~3315 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3310\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3315\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3312 CPU:mycpu\|instructionMem:myinstmem\|mem~3315 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3312\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3315\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3232 CPU:mycpu\|instructionMem:myinstmem\|mem~3237 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3232\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3237\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3234 CPU:mycpu\|instructionMem:myinstmem\|mem~3237 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3234\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3237\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3284 CPU:mycpu\|instructionMem:myinstmem\|mem~3289 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3284\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3289\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3286 CPU:mycpu\|instructionMem:myinstmem\|mem~3289 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3286\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3289\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~141 CPU:mycpu\|instructionMem:myinstmem\|mem~142 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~141\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~142\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~193 CPU:mycpu\|instructionMem:myinstmem\|mem~194 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~193\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~194\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~115 CPU:mycpu\|instructionMem:myinstmem\|mem~116 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~115\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~116\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~167 CPU:mycpu\|instructionMem:myinstmem\|mem~168 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~167\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~168\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~349 CPU:mycpu\|instructionMem:myinstmem\|mem~350 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~349\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~350\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~401 CPU:mycpu\|instructionMem:myinstmem\|mem~402 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~401\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~402\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~323 CPU:mycpu\|instructionMem:myinstmem\|mem~324 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~323\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~324\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~375 CPU:mycpu\|instructionMem:myinstmem\|mem~376 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~375\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~376\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~973 CPU:mycpu\|instructionMem:myinstmem\|mem~974 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~973\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~974\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1025 CPU:mycpu\|instructionMem:myinstmem\|mem~1026 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1025\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1026\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~947 CPU:mycpu\|instructionMem:myinstmem\|mem~948 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~947\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~948\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~999 CPU:mycpu\|instructionMem:myinstmem\|mem~1000 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~999\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1000\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1181 CPU:mycpu\|instructionMem:myinstmem\|mem~1182 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1181\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1182\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1233 CPU:mycpu\|instructionMem:myinstmem\|mem~1234 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1233\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1234\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1155 CPU:mycpu\|instructionMem:myinstmem\|mem~1156 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1155\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1156\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1207 CPU:mycpu\|instructionMem:myinstmem\|mem~1208 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1207\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1208\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~557 CPU:mycpu\|instructionMem:myinstmem\|mem~558 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~557\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~558\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~609 CPU:mycpu\|instructionMem:myinstmem\|mem~610 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~609\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~610\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~531 CPU:mycpu\|instructionMem:myinstmem\|mem~532 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~531\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~532\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~583 CPU:mycpu\|instructionMem:myinstmem\|mem~584 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~583\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~584\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~765 CPU:mycpu\|instructionMem:myinstmem\|mem~766 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~765\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~766\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~817 CPU:mycpu\|instructionMem:myinstmem\|mem~818 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~817\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~818\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~739 CPU:mycpu\|instructionMem:myinstmem\|mem~740 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~739\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~740\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~791 CPU:mycpu\|instructionMem:myinstmem\|mem~792 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~791\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~792\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1389 CPU:mycpu\|instructionMem:myinstmem\|mem~1390 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1389\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1390\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1441 CPU:mycpu\|instructionMem:myinstmem\|mem~1442 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1441\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1442\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1363 CPU:mycpu\|instructionMem:myinstmem\|mem~1364 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1363\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1364\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1415 CPU:mycpu\|instructionMem:myinstmem\|mem~1416 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1415\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1416\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1597 CPU:mycpu\|instructionMem:myinstmem\|mem~1598 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1597\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1598\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1649 CPU:mycpu\|instructionMem:myinstmem\|mem~1650 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1649\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1650\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1571 CPU:mycpu\|instructionMem:myinstmem\|mem~1572 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1571\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1572\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1623 CPU:mycpu\|instructionMem:myinstmem\|mem~1624 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1623\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1624\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1805 CPU:mycpu\|instructionMem:myinstmem\|mem~1806 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1805\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1806\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1857 CPU:mycpu\|instructionMem:myinstmem\|mem~1858 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1857\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1858\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1779 CPU:mycpu\|instructionMem:myinstmem\|mem~1780 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1779\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1780\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1831 CPU:mycpu\|instructionMem:myinstmem\|mem~1832 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1831\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1832\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2013 CPU:mycpu\|instructionMem:myinstmem\|mem~2014 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2013\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2014\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2065 CPU:mycpu\|instructionMem:myinstmem\|mem~2066 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2065\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2066\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1987 CPU:mycpu\|instructionMem:myinstmem\|mem~1988 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1987\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1988\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2039 CPU:mycpu\|instructionMem:myinstmem\|mem~2040 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2039\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2040\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2637 CPU:mycpu\|instructionMem:myinstmem\|mem~2638 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2637\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2638\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2689 CPU:mycpu\|instructionMem:myinstmem\|mem~2690 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2689\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2690\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2611 CPU:mycpu\|instructionMem:myinstmem\|mem~2612 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2611\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2612\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2663 CPU:mycpu\|instructionMem:myinstmem\|mem~2664 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2663\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2664\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2845 CPU:mycpu\|instructionMem:myinstmem\|mem~2846 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2845\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2846\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2897 CPU:mycpu\|instructionMem:myinstmem\|mem~2898 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2897\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2898\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2819 CPU:mycpu\|instructionMem:myinstmem\|mem~2820 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2819\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2820\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2871 CPU:mycpu\|instructionMem:myinstmem\|mem~2872 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2871\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2872\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2221 CPU:mycpu\|instructionMem:myinstmem\|mem~2222 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2221\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2222\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2273 CPU:mycpu\|instructionMem:myinstmem\|mem~2274 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2273\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2274\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2195 CPU:mycpu\|instructionMem:myinstmem\|mem~2196 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2195\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2196\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2247 CPU:mycpu\|instructionMem:myinstmem\|mem~2248 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2247\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2248\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2429 CPU:mycpu\|instructionMem:myinstmem\|mem~2430 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2429\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2430\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2481 CPU:mycpu\|instructionMem:myinstmem\|mem~2482 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2481\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2482\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2403 CPU:mycpu\|instructionMem:myinstmem\|mem~2404 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2403\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2404\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2455 CPU:mycpu\|instructionMem:myinstmem\|mem~2456 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2455\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2456\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3053 CPU:mycpu\|instructionMem:myinstmem\|mem~3054 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3053\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3054\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3105 CPU:mycpu\|instructionMem:myinstmem\|mem~3106 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3105\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3106\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3027 CPU:mycpu\|instructionMem:myinstmem\|mem~3028 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3027\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3028\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3079 CPU:mycpu\|instructionMem:myinstmem\|mem~3080 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3079\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3080\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3261 CPU:mycpu\|instructionMem:myinstmem\|mem~3262 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3261\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3262\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3313 CPU:mycpu\|instructionMem:myinstmem\|mem~3314 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3313\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3314\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3235 CPU:mycpu\|instructionMem:myinstmem\|mem~3236 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3235\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3236\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3287 CPU:mycpu\|instructionMem:myinstmem\|mem~3288 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3287\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3288\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~35 CPU:mycpu\|instructionMem:myinstmem\|mem~40 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~35\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~40\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~87 CPU:mycpu\|instructionMem:myinstmem\|mem~92 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~87\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~92\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~9 CPU:mycpu\|instructionMem:myinstmem\|mem~14 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~9\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~14\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~61 CPU:mycpu\|instructionMem:myinstmem\|mem~66 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~61\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~66\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~243 CPU:mycpu\|instructionMem:myinstmem\|mem~248 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~243\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~248\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~295 CPU:mycpu\|instructionMem:myinstmem\|mem~300 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~295\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~300\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~217 CPU:mycpu\|instructionMem:myinstmem\|mem~222 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~217\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~222\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~269 CPU:mycpu\|instructionMem:myinstmem\|mem~274 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~269\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~274\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~451 CPU:mycpu\|instructionMem:myinstmem\|mem~456 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~451\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~456\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~503 CPU:mycpu\|instructionMem:myinstmem\|mem~508 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~503\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~508\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~425 CPU:mycpu\|instructionMem:myinstmem\|mem~430 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~425\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~430\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~477 CPU:mycpu\|instructionMem:myinstmem\|mem~482 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~477\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~482\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~659 CPU:mycpu\|instructionMem:myinstmem\|mem~664 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~659\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~664\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~711 CPU:mycpu\|instructionMem:myinstmem\|mem~716 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~711\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~716\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~633 CPU:mycpu\|instructionMem:myinstmem\|mem~638 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~633\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~638\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~685 CPU:mycpu\|instructionMem:myinstmem\|mem~690 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~685\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~690\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~867 CPU:mycpu\|instructionMem:myinstmem\|mem~872 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~867\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~872\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~919 CPU:mycpu\|instructionMem:myinstmem\|mem~924 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~919\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~924\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~841 CPU:mycpu\|instructionMem:myinstmem\|mem~846 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~841\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~846\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~893 CPU:mycpu\|instructionMem:myinstmem\|mem~898 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~893\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~898\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1075 CPU:mycpu\|instructionMem:myinstmem\|mem~1080 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1075\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1080\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1127 CPU:mycpu\|instructionMem:myinstmem\|mem~1132 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1127\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1132\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1049 CPU:mycpu\|instructionMem:myinstmem\|mem~1054 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1049\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1054\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1101 CPU:mycpu\|instructionMem:myinstmem\|mem~1106 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1101\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1106\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1283 CPU:mycpu\|instructionMem:myinstmem\|mem~1288 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1283\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1288\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1335 CPU:mycpu\|instructionMem:myinstmem\|mem~1340 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1335\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1340\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1257 CPU:mycpu\|instructionMem:myinstmem\|mem~1262 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1257\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1262\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1309 CPU:mycpu\|instructionMem:myinstmem\|mem~1314 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1309\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1314\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1491 CPU:mycpu\|instructionMem:myinstmem\|mem~1496 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1491\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1496\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1543 CPU:mycpu\|instructionMem:myinstmem\|mem~1548 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1543\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1548\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1465 CPU:mycpu\|instructionMem:myinstmem\|mem~1470 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1465\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1470\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1517 CPU:mycpu\|instructionMem:myinstmem\|mem~1522 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1517\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1522\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1699 CPU:mycpu\|instructionMem:myinstmem\|mem~1704 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1699\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1704\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1751 CPU:mycpu\|instructionMem:myinstmem\|mem~1756 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1751\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1756\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1673 CPU:mycpu\|instructionMem:myinstmem\|mem~1678 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1673\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1678\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1725 CPU:mycpu\|instructionMem:myinstmem\|mem~1730 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1725\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1730\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1907 CPU:mycpu\|instructionMem:myinstmem\|mem~1912 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1907\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1912\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1959 CPU:mycpu\|instructionMem:myinstmem\|mem~1964 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1959\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1964\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1881 CPU:mycpu\|instructionMem:myinstmem\|mem~1886 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1881\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1886\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1933 CPU:mycpu\|instructionMem:myinstmem\|mem~1938 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1933\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1938\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2115 CPU:mycpu\|instructionMem:myinstmem\|mem~2120 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2115\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2120\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2167 CPU:mycpu\|instructionMem:myinstmem\|mem~2172 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2167\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2172\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2089 CPU:mycpu\|instructionMem:myinstmem\|mem~2094 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2089\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2094\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2141 CPU:mycpu\|instructionMem:myinstmem\|mem~2146 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2141\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2146\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2323 CPU:mycpu\|instructionMem:myinstmem\|mem~2328 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2323\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2328\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2375 CPU:mycpu\|instructionMem:myinstmem\|mem~2380 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2375\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2380\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2297 CPU:mycpu\|instructionMem:myinstmem\|mem~2302 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2297\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2302\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2349 CPU:mycpu\|instructionMem:myinstmem\|mem~2354 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2349\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2354\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2531 CPU:mycpu\|instructionMem:myinstmem\|mem~2536 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2531\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2536\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2583 CPU:mycpu\|instructionMem:myinstmem\|mem~2588 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2583\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2588\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2505 CPU:mycpu\|instructionMem:myinstmem\|mem~2510 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2505\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2510\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2557 CPU:mycpu\|instructionMem:myinstmem\|mem~2562 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2557\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2562\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2739 CPU:mycpu\|instructionMem:myinstmem\|mem~2744 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2739\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2744\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2791 CPU:mycpu\|instructionMem:myinstmem\|mem~2796 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2791\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2796\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2713 CPU:mycpu\|instructionMem:myinstmem\|mem~2718 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2713\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2718\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2765 CPU:mycpu\|instructionMem:myinstmem\|mem~2770 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2765\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2770\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2947 CPU:mycpu\|instructionMem:myinstmem\|mem~2952 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2947\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2952\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2999 CPU:mycpu\|instructionMem:myinstmem\|mem~3004 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2999\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3004\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2921 CPU:mycpu\|instructionMem:myinstmem\|mem~2926 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2921\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2926\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2973 CPU:mycpu\|instructionMem:myinstmem\|mem~2978 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2973\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2978\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3155 CPU:mycpu\|instructionMem:myinstmem\|mem~3160 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3155\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3160\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3207 CPU:mycpu\|instructionMem:myinstmem\|mem~3212 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3207\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3212\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3129 CPU:mycpu\|instructionMem:myinstmem\|mem~3134 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3129\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3134\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3181 CPU:mycpu\|instructionMem:myinstmem\|mem~3186 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3181\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3186\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~34 CPU:mycpu\|instructionMem:myinstmem\|mem~39 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~34\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~39\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~36 CPU:mycpu\|instructionMem:myinstmem\|mem~39 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~36\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~39\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~86 CPU:mycpu\|instructionMem:myinstmem\|mem~91 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~86\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~91\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~88 CPU:mycpu\|instructionMem:myinstmem\|mem~91 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~88\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~91\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~8 CPU:mycpu\|instructionMem:myinstmem\|mem~13 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~8\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~13\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~10 CPU:mycpu\|instructionMem:myinstmem\|mem~13 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~10\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~13\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~60 CPU:mycpu\|instructionMem:myinstmem\|mem~65 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~60\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~65\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~62 CPU:mycpu\|instructionMem:myinstmem\|mem~65 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~62\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~65\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~866 CPU:mycpu\|instructionMem:myinstmem\|mem~871 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~866\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~871\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~868 CPU:mycpu\|instructionMem:myinstmem\|mem~871 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~868\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~871\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~918 CPU:mycpu\|instructionMem:myinstmem\|mem~923 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~918\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~923\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~920 CPU:mycpu\|instructionMem:myinstmem\|mem~923 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~920\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~923\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~840 CPU:mycpu\|instructionMem:myinstmem\|mem~845 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~840\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~845\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~842 CPU:mycpu\|instructionMem:myinstmem\|mem~845 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~842\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~845\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~892 CPU:mycpu\|instructionMem:myinstmem\|mem~897 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~892\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~897\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~894 CPU:mycpu\|instructionMem:myinstmem\|mem~897 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~894\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~897\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~450 CPU:mycpu\|instructionMem:myinstmem\|mem~455 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~450\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~455\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~452 CPU:mycpu\|instructionMem:myinstmem\|mem~455 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~452\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~455\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~502 CPU:mycpu\|instructionMem:myinstmem\|mem~507 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~502\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~507\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~504 CPU:mycpu\|instructionMem:myinstmem\|mem~507 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~504\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~507\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~424 CPU:mycpu\|instructionMem:myinstmem\|mem~429 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~424\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~429\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~426 CPU:mycpu\|instructionMem:myinstmem\|mem~429 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~426\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~429\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~476 CPU:mycpu\|instructionMem:myinstmem\|mem~481 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~476\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~481\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~478 CPU:mycpu\|instructionMem:myinstmem\|mem~481 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~478\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~481\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1282 CPU:mycpu\|instructionMem:myinstmem\|mem~1287 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1282\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1287\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1284 CPU:mycpu\|instructionMem:myinstmem\|mem~1287 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1284\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1287\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1334 CPU:mycpu\|instructionMem:myinstmem\|mem~1339 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1334\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1339\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1336 CPU:mycpu\|instructionMem:myinstmem\|mem~1339 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1336\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1339\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1256 CPU:mycpu\|instructionMem:myinstmem\|mem~1261 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1256\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1261\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1258 CPU:mycpu\|instructionMem:myinstmem\|mem~1261 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1258\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1261\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1308 CPU:mycpu\|instructionMem:myinstmem\|mem~1313 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1308\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1313\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1310 CPU:mycpu\|instructionMem:myinstmem\|mem~1313 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1310\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1313\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~242 CPU:mycpu\|instructionMem:myinstmem\|mem~247 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~242\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~247\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~244 CPU:mycpu\|instructionMem:myinstmem\|mem~247 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~244\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~247\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~294 CPU:mycpu\|instructionMem:myinstmem\|mem~299 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~294\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~299\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~296 CPU:mycpu\|instructionMem:myinstmem\|mem~299 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~296\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~299\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~216 CPU:mycpu\|instructionMem:myinstmem\|mem~221 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~216\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~221\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~218 CPU:mycpu\|instructionMem:myinstmem\|mem~221 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~218\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~221\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~268 CPU:mycpu\|instructionMem:myinstmem\|mem~273 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~268\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~273\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~270 CPU:mycpu\|instructionMem:myinstmem\|mem~273 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~270\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~273\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1074 CPU:mycpu\|instructionMem:myinstmem\|mem~1079 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1074\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1079\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1076 CPU:mycpu\|instructionMem:myinstmem\|mem~1079 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1076\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1079\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1126 CPU:mycpu\|instructionMem:myinstmem\|mem~1131 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1126\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1131\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1128 CPU:mycpu\|instructionMem:myinstmem\|mem~1131 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1128\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1131\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1048 CPU:mycpu\|instructionMem:myinstmem\|mem~1053 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1048\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1053\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1050 CPU:mycpu\|instructionMem:myinstmem\|mem~1053 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1050\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1053\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1100 CPU:mycpu\|instructionMem:myinstmem\|mem~1105 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1100\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1105\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1102 CPU:mycpu\|instructionMem:myinstmem\|mem~1105 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1102\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1105\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~658 CPU:mycpu\|instructionMem:myinstmem\|mem~663 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~658\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~663\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~660 CPU:mycpu\|instructionMem:myinstmem\|mem~663 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~660\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~663\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~710 CPU:mycpu\|instructionMem:myinstmem\|mem~715 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~710\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~715\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~712 CPU:mycpu\|instructionMem:myinstmem\|mem~715 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~712\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~715\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~632 CPU:mycpu\|instructionMem:myinstmem\|mem~637 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~632\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~637\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~634 CPU:mycpu\|instructionMem:myinstmem\|mem~637 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~634\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~637\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~684 CPU:mycpu\|instructionMem:myinstmem\|mem~689 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~684\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~689\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~686 CPU:mycpu\|instructionMem:myinstmem\|mem~689 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~686\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~689\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1490 CPU:mycpu\|instructionMem:myinstmem\|mem~1495 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1490\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1495\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1492 CPU:mycpu\|instructionMem:myinstmem\|mem~1495 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1492\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1495\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1542 CPU:mycpu\|instructionMem:myinstmem\|mem~1547 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1542\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1547\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1544 CPU:mycpu\|instructionMem:myinstmem\|mem~1547 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1544\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1547\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1464 CPU:mycpu\|instructionMem:myinstmem\|mem~1469 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1464\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1469\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1466 CPU:mycpu\|instructionMem:myinstmem\|mem~1469 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1466\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1469\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1516 CPU:mycpu\|instructionMem:myinstmem\|mem~1521 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1516\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1521\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1518 CPU:mycpu\|instructionMem:myinstmem\|mem~1521 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1518\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1521\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1698 CPU:mycpu\|instructionMem:myinstmem\|mem~1703 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1698\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1703\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1700 CPU:mycpu\|instructionMem:myinstmem\|mem~1703 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1700\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1703\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1750 CPU:mycpu\|instructionMem:myinstmem\|mem~1755 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1750\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1755\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1752 CPU:mycpu\|instructionMem:myinstmem\|mem~1755 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1752\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1755\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1672 CPU:mycpu\|instructionMem:myinstmem\|mem~1677 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1672\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1677\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1674 CPU:mycpu\|instructionMem:myinstmem\|mem~1677 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1674\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1677\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1724 CPU:mycpu\|instructionMem:myinstmem\|mem~1729 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1724\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1729\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1726 CPU:mycpu\|instructionMem:myinstmem\|mem~1729 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1726\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1729\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2530 CPU:mycpu\|instructionMem:myinstmem\|mem~2535 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2530\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2535\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2532 CPU:mycpu\|instructionMem:myinstmem\|mem~2535 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2532\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2535\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2582 CPU:mycpu\|instructionMem:myinstmem\|mem~2587 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2582\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2587\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2584 CPU:mycpu\|instructionMem:myinstmem\|mem~2587 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2584\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2587\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2504 CPU:mycpu\|instructionMem:myinstmem\|mem~2509 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2504\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2509\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2506 CPU:mycpu\|instructionMem:myinstmem\|mem~2509 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2506\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2509\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2556 CPU:mycpu\|instructionMem:myinstmem\|mem~2561 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2556\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2561\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2558 CPU:mycpu\|instructionMem:myinstmem\|mem~2561 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2558\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2561\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2114 CPU:mycpu\|instructionMem:myinstmem\|mem~2119 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2114\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2119\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2116 CPU:mycpu\|instructionMem:myinstmem\|mem~2119 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2116\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2119\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2166 CPU:mycpu\|instructionMem:myinstmem\|mem~2171 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2166\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2171\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2168 CPU:mycpu\|instructionMem:myinstmem\|mem~2171 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2168\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2171\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2088 CPU:mycpu\|instructionMem:myinstmem\|mem~2093 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2088\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2093\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2090 CPU:mycpu\|instructionMem:myinstmem\|mem~2093 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2090\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2093\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2140 CPU:mycpu\|instructionMem:myinstmem\|mem~2145 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2140\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2145\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2142 CPU:mycpu\|instructionMem:myinstmem\|mem~2145 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2142\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2145\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2946 CPU:mycpu\|instructionMem:myinstmem\|mem~2951 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2946\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2951\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2948 CPU:mycpu\|instructionMem:myinstmem\|mem~2951 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2948\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2951\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2998 CPU:mycpu\|instructionMem:myinstmem\|mem~3003 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2998\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3003\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3000 CPU:mycpu\|instructionMem:myinstmem\|mem~3003 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3000\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3003\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2920 CPU:mycpu\|instructionMem:myinstmem\|mem~2925 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2920\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2925\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2922 CPU:mycpu\|instructionMem:myinstmem\|mem~2925 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2922\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2925\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2972 CPU:mycpu\|instructionMem:myinstmem\|mem~2977 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2972\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2977\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2974 CPU:mycpu\|instructionMem:myinstmem\|mem~2977 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2974\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2977\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1906 CPU:mycpu\|instructionMem:myinstmem\|mem~1911 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1906\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1911\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1908 CPU:mycpu\|instructionMem:myinstmem\|mem~1911 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1908\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1911\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1958 CPU:mycpu\|instructionMem:myinstmem\|mem~1963 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1958\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1963\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1960 CPU:mycpu\|instructionMem:myinstmem\|mem~1963 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1960\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1963\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1880 CPU:mycpu\|instructionMem:myinstmem\|mem~1885 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1880\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1885\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1882 CPU:mycpu\|instructionMem:myinstmem\|mem~1885 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1882\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1885\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1932 CPU:mycpu\|instructionMem:myinstmem\|mem~1937 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1932\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1937\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1934 CPU:mycpu\|instructionMem:myinstmem\|mem~1937 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1934\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1937\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2738 CPU:mycpu\|instructionMem:myinstmem\|mem~2743 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2738\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2743\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2740 CPU:mycpu\|instructionMem:myinstmem\|mem~2743 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2740\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2743\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2790 CPU:mycpu\|instructionMem:myinstmem\|mem~2795 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2790\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2795\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2792 CPU:mycpu\|instructionMem:myinstmem\|mem~2795 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2792\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2795\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2712 CPU:mycpu\|instructionMem:myinstmem\|mem~2717 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2712\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2717\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2714 CPU:mycpu\|instructionMem:myinstmem\|mem~2717 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2714\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2717\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2764 CPU:mycpu\|instructionMem:myinstmem\|mem~2769 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2764\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2769\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2766 CPU:mycpu\|instructionMem:myinstmem\|mem~2769 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2766\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2769\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2322 CPU:mycpu\|instructionMem:myinstmem\|mem~2327 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2322\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2327\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2324 CPU:mycpu\|instructionMem:myinstmem\|mem~2327 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2324\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2327\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2374 CPU:mycpu\|instructionMem:myinstmem\|mem~2379 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2374\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2379\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2376 CPU:mycpu\|instructionMem:myinstmem\|mem~2379 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2376\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2379\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2296 CPU:mycpu\|instructionMem:myinstmem\|mem~2301 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2296\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2301\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2298 CPU:mycpu\|instructionMem:myinstmem\|mem~2301 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2298\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2301\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2348 CPU:mycpu\|instructionMem:myinstmem\|mem~2353 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2348\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2353\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2350 CPU:mycpu\|instructionMem:myinstmem\|mem~2353 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2350\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2353\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3154 CPU:mycpu\|instructionMem:myinstmem\|mem~3159 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3154\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3159\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3156 CPU:mycpu\|instructionMem:myinstmem\|mem~3159 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3156\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3159\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3206 CPU:mycpu\|instructionMem:myinstmem\|mem~3211 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3206\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3211\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3208 CPU:mycpu\|instructionMem:myinstmem\|mem~3211 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3208\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3211\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3128 CPU:mycpu\|instructionMem:myinstmem\|mem~3133 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3128\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3133\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3130 CPU:mycpu\|instructionMem:myinstmem\|mem~3133 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3130\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3133\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3180 CPU:mycpu\|instructionMem:myinstmem\|mem~3185 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3180\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3185\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3182 CPU:mycpu\|instructionMem:myinstmem\|mem~3185 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3182\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3185\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~37 CPU:mycpu\|instructionMem:myinstmem\|mem~38 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~37\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~38\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~89 CPU:mycpu\|instructionMem:myinstmem\|mem~90 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~89\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~90\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~11 CPU:mycpu\|instructionMem:myinstmem\|mem~12 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~11\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~12\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~63 CPU:mycpu\|instructionMem:myinstmem\|mem~64 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~63\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~64\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~245 CPU:mycpu\|instructionMem:myinstmem\|mem~246 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~245\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~246\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~297 CPU:mycpu\|instructionMem:myinstmem\|mem~298 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~297\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~298\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~219 CPU:mycpu\|instructionMem:myinstmem\|mem~220 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~219\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~220\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~271 CPU:mycpu\|instructionMem:myinstmem\|mem~272 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~271\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~272\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~869 CPU:mycpu\|instructionMem:myinstmem\|mem~870 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~869\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~870\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~921 CPU:mycpu\|instructionMem:myinstmem\|mem~922 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~921\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~922\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~843 CPU:mycpu\|instructionMem:myinstmem\|mem~844 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~843\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~844\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~895 CPU:mycpu\|instructionMem:myinstmem\|mem~896 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~895\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~896\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1077 CPU:mycpu\|instructionMem:myinstmem\|mem~1078 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1077\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1078\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1129 CPU:mycpu\|instructionMem:myinstmem\|mem~1130 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1129\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1130\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1051 CPU:mycpu\|instructionMem:myinstmem\|mem~1052 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1051\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1052\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1103 CPU:mycpu\|instructionMem:myinstmem\|mem~1104 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1103\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1104\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~453 CPU:mycpu\|instructionMem:myinstmem\|mem~454 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~453\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~454\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~505 CPU:mycpu\|instructionMem:myinstmem\|mem~506 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~505\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~506\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~427 CPU:mycpu\|instructionMem:myinstmem\|mem~428 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~427\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~428\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~479 CPU:mycpu\|instructionMem:myinstmem\|mem~480 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~479\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~480\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~661 CPU:mycpu\|instructionMem:myinstmem\|mem~662 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~661\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~662\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~713 CPU:mycpu\|instructionMem:myinstmem\|mem~714 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~713\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~714\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~635 CPU:mycpu\|instructionMem:myinstmem\|mem~636 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~635\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~636\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~687 CPU:mycpu\|instructionMem:myinstmem\|mem~688 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~687\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~688\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1285 CPU:mycpu\|instructionMem:myinstmem\|mem~1286 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1285\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1286\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1337 CPU:mycpu\|instructionMem:myinstmem\|mem~1338 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1337\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1338\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1259 CPU:mycpu\|instructionMem:myinstmem\|mem~1260 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1259\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1260\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1311 CPU:mycpu\|instructionMem:myinstmem\|mem~1312 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1311\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1312\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1493 CPU:mycpu\|instructionMem:myinstmem\|mem~1494 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1493\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1494\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1545 CPU:mycpu\|instructionMem:myinstmem\|mem~1546 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1545\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1546\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1467 CPU:mycpu\|instructionMem:myinstmem\|mem~1468 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1467\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1468\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1519 CPU:mycpu\|instructionMem:myinstmem\|mem~1520 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1519\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1520\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1701 CPU:mycpu\|instructionMem:myinstmem\|mem~1702 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1701\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1702\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1753 CPU:mycpu\|instructionMem:myinstmem\|mem~1754 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1753\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1754\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1675 CPU:mycpu\|instructionMem:myinstmem\|mem~1676 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1675\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1676\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1727 CPU:mycpu\|instructionMem:myinstmem\|mem~1728 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1727\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1728\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1909 CPU:mycpu\|instructionMem:myinstmem\|mem~1910 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1909\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1910\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1961 CPU:mycpu\|instructionMem:myinstmem\|mem~1962 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1961\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1962\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1883 CPU:mycpu\|instructionMem:myinstmem\|mem~1884 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1883\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1884\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~1935 CPU:mycpu\|instructionMem:myinstmem\|mem~1936 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1935\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~1936\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2533 CPU:mycpu\|instructionMem:myinstmem\|mem~2534 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2533\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2534\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2585 CPU:mycpu\|instructionMem:myinstmem\|mem~2586 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2585\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2586\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2507 CPU:mycpu\|instructionMem:myinstmem\|mem~2508 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2507\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2508\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2559 CPU:mycpu\|instructionMem:myinstmem\|mem~2560 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2559\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2560\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2741 CPU:mycpu\|instructionMem:myinstmem\|mem~2742 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2741\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2742\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2793 CPU:mycpu\|instructionMem:myinstmem\|mem~2794 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2793\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2794\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2715 CPU:mycpu\|instructionMem:myinstmem\|mem~2716 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2715\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2716\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2767 CPU:mycpu\|instructionMem:myinstmem\|mem~2768 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2767\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2768\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2117 CPU:mycpu\|instructionMem:myinstmem\|mem~2118 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2117\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2118\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2169 CPU:mycpu\|instructionMem:myinstmem\|mem~2170 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2169\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2170\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2091 CPU:mycpu\|instructionMem:myinstmem\|mem~2092 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2091\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2092\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2143 CPU:mycpu\|instructionMem:myinstmem\|mem~2144 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2143\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2144\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2325 CPU:mycpu\|instructionMem:myinstmem\|mem~2326 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2325\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2326\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2377 CPU:mycpu\|instructionMem:myinstmem\|mem~2378 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2377\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2378\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2299 CPU:mycpu\|instructionMem:myinstmem\|mem~2300 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2299\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2300\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2351 CPU:mycpu\|instructionMem:myinstmem\|mem~2352 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2351\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2352\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2949 CPU:mycpu\|instructionMem:myinstmem\|mem~2950 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2949\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2950\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3001 CPU:mycpu\|instructionMem:myinstmem\|mem~3002 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3001\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3002\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2923 CPU:mycpu\|instructionMem:myinstmem\|mem~2924 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2923\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2924\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~2975 CPU:mycpu\|instructionMem:myinstmem\|mem~2976 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2975\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~2976\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3157 CPU:mycpu\|instructionMem:myinstmem\|mem~3158 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3157\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3158\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3209 CPU:mycpu\|instructionMem:myinstmem\|mem~3210 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3209\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3210\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3131 CPU:mycpu\|instructionMem:myinstmem\|mem~3132 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3131\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3132\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:mycpu\|instructionMem:myinstmem\|mem~3183 CPU:mycpu\|instructionMem:myinstmem\|mem~3184 " "Duplicate LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3183\" merged with LATCH primitive \"CPU:mycpu\|instructionMem:myinstmem\|mem~3184\"" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1202 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465010515141 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1465010515141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[0\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515165 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[9\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[7\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[6\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[5\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[4\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[3\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[2\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[1\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[8\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[14\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[12\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[11\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[10\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515166 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[15\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|ALU:myalu\|tempres\[0\]\[13\] " "Latch CPU:mycpu\|ALU:myalu\|tempres\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|DFlipFlop:ALUFSBuf\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1380 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~0 " "Latch CPU:mycpu\|SRAM:mysram\|mem~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~16 " "Latch CPU:mycpu\|SRAM:mysram\|mem~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~32 " "Latch CPU:mycpu\|SRAM:mysram\|mem~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~48 " "Latch CPU:mycpu\|SRAM:mysram\|mem~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~64 " "Latch CPU:mycpu\|SRAM:mysram\|mem~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~80 " "Latch CPU:mycpu\|SRAM:mysram\|mem~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~96 " "Latch CPU:mycpu\|SRAM:mysram\|mem~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~112 " "Latch CPU:mycpu\|SRAM:mysram\|mem~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~128 " "Latch CPU:mycpu\|SRAM:mysram\|mem~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~144 " "Latch CPU:mycpu\|SRAM:mysram\|mem~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515167 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~160 " "Latch CPU:mycpu\|SRAM:mysram\|mem~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~176 " "Latch CPU:mycpu\|SRAM:mysram\|mem~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~192 " "Latch CPU:mycpu\|SRAM:mysram\|mem~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~208 " "Latch CPU:mycpu\|SRAM:mysram\|mem~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~224 " "Latch CPU:mycpu\|SRAM:mysram\|mem~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~240 " "Latch CPU:mycpu\|SRAM:mysram\|mem~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~256 " "Latch CPU:mycpu\|SRAM:mysram\|mem~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~320 " "Latch CPU:mycpu\|SRAM:mysram\|mem~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~384 " "Latch CPU:mycpu\|SRAM:mysram\|mem~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~448 " "Latch CPU:mycpu\|SRAM:mysram\|mem~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~272 " "Latch CPU:mycpu\|SRAM:mysram\|mem~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~336 " "Latch CPU:mycpu\|SRAM:mysram\|mem~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515168 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~400 " "Latch CPU:mycpu\|SRAM:mysram\|mem~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~464 " "Latch CPU:mycpu\|SRAM:mysram\|mem~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~288 " "Latch CPU:mycpu\|SRAM:mysram\|mem~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~352 " "Latch CPU:mycpu\|SRAM:mysram\|mem~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~416 " "Latch CPU:mycpu\|SRAM:mysram\|mem~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~480 " "Latch CPU:mycpu\|SRAM:mysram\|mem~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~304 " "Latch CPU:mycpu\|SRAM:mysram\|mem~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~368 " "Latch CPU:mycpu\|SRAM:mysram\|mem~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~432 " "Latch CPU:mycpu\|SRAM:mysram\|mem~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~496 " "Latch CPU:mycpu\|SRAM:mysram\|mem~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~512 " "Latch CPU:mycpu\|SRAM:mysram\|mem~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~528 " "Latch CPU:mycpu\|SRAM:mysram\|mem~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515169 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~544 " "Latch CPU:mycpu\|SRAM:mysram\|mem~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~560 " "Latch CPU:mycpu\|SRAM:mysram\|mem~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~576 " "Latch CPU:mycpu\|SRAM:mysram\|mem~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~592 " "Latch CPU:mycpu\|SRAM:mysram\|mem~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~608 " "Latch CPU:mycpu\|SRAM:mysram\|mem~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~624 " "Latch CPU:mycpu\|SRAM:mysram\|mem~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~640 " "Latch CPU:mycpu\|SRAM:mysram\|mem~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~656 " "Latch CPU:mycpu\|SRAM:mysram\|mem~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~672 " "Latch CPU:mycpu\|SRAM:mysram\|mem~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~688 " "Latch CPU:mycpu\|SRAM:mysram\|mem~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~704 " "Latch CPU:mycpu\|SRAM:mysram\|mem~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~720 " "Latch CPU:mycpu\|SRAM:mysram\|mem~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~736 " "Latch CPU:mycpu\|SRAM:mysram\|mem~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515170 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~752 " "Latch CPU:mycpu\|SRAM:mysram\|mem~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~768 " "Latch CPU:mycpu\|SRAM:mysram\|mem~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~832 " "Latch CPU:mycpu\|SRAM:mysram\|mem~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~896 " "Latch CPU:mycpu\|SRAM:mysram\|mem~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~960 " "Latch CPU:mycpu\|SRAM:mysram\|mem~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~784 " "Latch CPU:mycpu\|SRAM:mysram\|mem~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~848 " "Latch CPU:mycpu\|SRAM:mysram\|mem~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~912 " "Latch CPU:mycpu\|SRAM:mysram\|mem~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~976 " "Latch CPU:mycpu\|SRAM:mysram\|mem~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~800 " "Latch CPU:mycpu\|SRAM:mysram\|mem~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~864 " "Latch CPU:mycpu\|SRAM:mysram\|mem~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~928 " "Latch CPU:mycpu\|SRAM:mysram\|mem~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515171 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~992 " "Latch CPU:mycpu\|SRAM:mysram\|mem~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~816 " "Latch CPU:mycpu\|SRAM:mysram\|mem~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~880 " "Latch CPU:mycpu\|SRAM:mysram\|mem~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~944 " "Latch CPU:mycpu\|SRAM:mysram\|mem~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1008 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2048 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2304 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2560 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2816 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2112 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2368 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2624 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515172 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2880 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2176 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2432 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2688 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2944 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2240 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2496 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2752 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3008 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2064 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2320 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2576 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515173 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2832 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2128 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2384 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2640 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2896 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2192 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2448 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2704 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2960 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2256 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2512 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2768 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3024 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515174 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2080 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2336 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2592 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2848 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2144 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2400 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2656 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2912 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2208 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2464 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2720 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2976 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515175 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2272 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2528 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2784 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3040 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2096 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2352 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2608 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2864 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2160 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2416 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2672 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2928 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2224 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515176 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2480 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2736 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2992 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2288 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2544 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2800 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3056 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1024 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1040 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1056 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1072 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1280 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1296 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515177 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1312 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1328 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1536 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1552 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1568 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1584 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1792 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1808 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1824 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1840 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1088 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515178 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1104 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1120 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1136 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1344 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1360 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1376 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1392 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1600 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1616 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1632 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1648 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1856 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1872 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515179 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1888 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1904 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1152 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1408 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1664 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1920 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1168 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1424 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1680 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1936 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1184 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515180 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1440 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1696 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1952 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1200 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1456 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1712 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1968 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1216 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1232 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1248 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1264 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1472 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515181 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1488 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1504 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1520 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1728 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1744 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1760 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1776 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1984 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2000 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2016 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2032 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3072 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3136 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515182 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3200 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3264 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3088 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3152 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3216 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3280 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3104 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3168 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3232 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3296 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3120 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3184 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515183 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3248 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3312 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3328 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3392 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3456 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3520 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3344 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3408 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3472 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3536 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3360 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3424 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515184 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3488 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3552 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3376 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3440 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3504 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3568 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3584 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3648 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3712 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3776 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3600 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3664 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3728 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515185 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3792 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3616 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3680 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3744 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3808 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3632 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3696 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3760 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3824 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3840 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3856 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3872 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3888 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515186 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3904 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3920 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3936 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3952 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3968 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3984 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4000 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4016 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4032 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4048 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4064 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4080 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[0\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515187 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~257 " "Latch CPU:mycpu\|SRAM:mysram\|mem~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~513 " "Latch CPU:mycpu\|SRAM:mysram\|mem~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~769 " "Latch CPU:mycpu\|SRAM:mysram\|mem~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~65 " "Latch CPU:mycpu\|SRAM:mysram\|mem~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~321 " "Latch CPU:mycpu\|SRAM:mysram\|mem~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~577 " "Latch CPU:mycpu\|SRAM:mysram\|mem~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~833 " "Latch CPU:mycpu\|SRAM:mysram\|mem~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~129 " "Latch CPU:mycpu\|SRAM:mysram\|mem~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~385 " "Latch CPU:mycpu\|SRAM:mysram\|mem~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~641 " "Latch CPU:mycpu\|SRAM:mysram\|mem~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~897 " "Latch CPU:mycpu\|SRAM:mysram\|mem~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515188 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~193 " "Latch CPU:mycpu\|SRAM:mysram\|mem~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~449 " "Latch CPU:mycpu\|SRAM:mysram\|mem~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~705 " "Latch CPU:mycpu\|SRAM:mysram\|mem~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~961 " "Latch CPU:mycpu\|SRAM:mysram\|mem~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~17 " "Latch CPU:mycpu\|SRAM:mysram\|mem~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~273 " "Latch CPU:mycpu\|SRAM:mysram\|mem~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~529 " "Latch CPU:mycpu\|SRAM:mysram\|mem~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~785 " "Latch CPU:mycpu\|SRAM:mysram\|mem~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~81 " "Latch CPU:mycpu\|SRAM:mysram\|mem~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~337 " "Latch CPU:mycpu\|SRAM:mysram\|mem~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~593 " "Latch CPU:mycpu\|SRAM:mysram\|mem~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~849 " "Latch CPU:mycpu\|SRAM:mysram\|mem~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~145 " "Latch CPU:mycpu\|SRAM:mysram\|mem~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515189 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~401 " "Latch CPU:mycpu\|SRAM:mysram\|mem~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~657 " "Latch CPU:mycpu\|SRAM:mysram\|mem~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~913 " "Latch CPU:mycpu\|SRAM:mysram\|mem~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~209 " "Latch CPU:mycpu\|SRAM:mysram\|mem~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~465 " "Latch CPU:mycpu\|SRAM:mysram\|mem~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~721 " "Latch CPU:mycpu\|SRAM:mysram\|mem~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~977 " "Latch CPU:mycpu\|SRAM:mysram\|mem~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~33 " "Latch CPU:mycpu\|SRAM:mysram\|mem~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~289 " "Latch CPU:mycpu\|SRAM:mysram\|mem~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~545 " "Latch CPU:mycpu\|SRAM:mysram\|mem~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~801 " "Latch CPU:mycpu\|SRAM:mysram\|mem~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~97 " "Latch CPU:mycpu\|SRAM:mysram\|mem~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~353 " "Latch CPU:mycpu\|SRAM:mysram\|mem~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515190 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~609 " "Latch CPU:mycpu\|SRAM:mysram\|mem~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~865 " "Latch CPU:mycpu\|SRAM:mysram\|mem~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~161 " "Latch CPU:mycpu\|SRAM:mysram\|mem~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~417 " "Latch CPU:mycpu\|SRAM:mysram\|mem~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~673 " "Latch CPU:mycpu\|SRAM:mysram\|mem~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~929 " "Latch CPU:mycpu\|SRAM:mysram\|mem~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~225 " "Latch CPU:mycpu\|SRAM:mysram\|mem~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~481 " "Latch CPU:mycpu\|SRAM:mysram\|mem~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~737 " "Latch CPU:mycpu\|SRAM:mysram\|mem~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~993 " "Latch CPU:mycpu\|SRAM:mysram\|mem~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~49 " "Latch CPU:mycpu\|SRAM:mysram\|mem~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~113 " "Latch CPU:mycpu\|SRAM:mysram\|mem~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515191 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~177 " "Latch CPU:mycpu\|SRAM:mysram\|mem~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~241 " "Latch CPU:mycpu\|SRAM:mysram\|mem~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~305 " "Latch CPU:mycpu\|SRAM:mysram\|mem~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~369 " "Latch CPU:mycpu\|SRAM:mysram\|mem~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~433 " "Latch CPU:mycpu\|SRAM:mysram\|mem~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~497 " "Latch CPU:mycpu\|SRAM:mysram\|mem~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~561 " "Latch CPU:mycpu\|SRAM:mysram\|mem~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~625 " "Latch CPU:mycpu\|SRAM:mysram\|mem~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~689 " "Latch CPU:mycpu\|SRAM:mysram\|mem~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~753 " "Latch CPU:mycpu\|SRAM:mysram\|mem~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~817 " "Latch CPU:mycpu\|SRAM:mysram\|mem~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~881 " "Latch CPU:mycpu\|SRAM:mysram\|mem~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~945 " "Latch CPU:mycpu\|SRAM:mysram\|mem~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515192 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1009 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2049 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2065 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2081 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2097 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2305 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2321 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2337 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2353 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2561 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2577 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2593 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515193 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2609 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2817 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2833 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2849 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2865 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2113 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2129 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2145 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2161 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2369 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2385 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515194 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2401 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2417 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2625 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2641 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2657 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2673 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2881 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2897 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2913 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2929 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2177 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515195 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2433 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2689 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2945 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2193 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2449 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2705 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2961 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2209 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2465 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2721 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2977 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2225 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2481 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515196 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2737 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2993 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2241 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2257 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2273 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2289 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2497 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2513 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2529 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2545 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2753 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2769 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515197 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2785 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2801 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3009 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3025 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3041 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3057 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1025 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1089 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1153 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1217 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1041 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1105 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515198 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1169 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1233 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1057 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1121 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1185 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1249 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1073 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1137 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1201 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1265 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1281 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1345 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1409 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515199 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1473 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1297 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1361 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1425 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1489 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1313 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1377 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1441 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1505 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1329 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1393 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1457 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515200 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1521 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1537 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1601 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1665 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1729 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1553 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1617 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1681 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1745 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1569 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1633 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1697 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515201 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1761 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1585 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1649 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1713 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1777 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1793 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1809 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1825 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1841 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1857 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1873 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1889 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1905 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515202 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1921 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1937 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1953 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1969 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1985 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2001 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2017 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2033 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3073 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3329 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3585 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3841 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515203 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3137 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3393 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3649 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3905 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3201 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3457 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3713 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3969 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3265 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3521 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3777 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4033 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3089 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515204 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3345 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3601 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3857 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3153 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3409 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3665 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3921 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3217 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3473 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3729 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3985 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3281 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515205 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3537 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3793 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4049 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3105 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3361 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3617 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3873 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3169 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3425 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3681 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3937 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3233 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3489 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515206 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3745 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4001 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3297 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3553 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3809 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4065 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3121 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3185 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3249 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3313 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3377 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3441 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515207 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3505 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3569 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3633 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3697 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3761 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3825 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3889 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3953 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4017 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4081 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[1\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~18 " "Latch CPU:mycpu\|SRAM:mysram\|mem~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515208 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~34 " "Latch CPU:mycpu\|SRAM:mysram\|mem~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~50 " "Latch CPU:mycpu\|SRAM:mysram\|mem~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~258 " "Latch CPU:mycpu\|SRAM:mysram\|mem~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~274 " "Latch CPU:mycpu\|SRAM:mysram\|mem~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~290 " "Latch CPU:mycpu\|SRAM:mysram\|mem~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~306 " "Latch CPU:mycpu\|SRAM:mysram\|mem~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~514 " "Latch CPU:mycpu\|SRAM:mysram\|mem~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~530 " "Latch CPU:mycpu\|SRAM:mysram\|mem~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~546 " "Latch CPU:mycpu\|SRAM:mysram\|mem~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~562 " "Latch CPU:mycpu\|SRAM:mysram\|mem~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~770 " "Latch CPU:mycpu\|SRAM:mysram\|mem~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~786 " "Latch CPU:mycpu\|SRAM:mysram\|mem~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~802 " "Latch CPU:mycpu\|SRAM:mysram\|mem~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515209 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~818 " "Latch CPU:mycpu\|SRAM:mysram\|mem~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~66 " "Latch CPU:mycpu\|SRAM:mysram\|mem~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~82 " "Latch CPU:mycpu\|SRAM:mysram\|mem~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~98 " "Latch CPU:mycpu\|SRAM:mysram\|mem~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~114 " "Latch CPU:mycpu\|SRAM:mysram\|mem~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~322 " "Latch CPU:mycpu\|SRAM:mysram\|mem~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~338 " "Latch CPU:mycpu\|SRAM:mysram\|mem~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~354 " "Latch CPU:mycpu\|SRAM:mysram\|mem~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~370 " "Latch CPU:mycpu\|SRAM:mysram\|mem~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~578 " "Latch CPU:mycpu\|SRAM:mysram\|mem~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~594 " "Latch CPU:mycpu\|SRAM:mysram\|mem~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~610 " "Latch CPU:mycpu\|SRAM:mysram\|mem~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~626 " "Latch CPU:mycpu\|SRAM:mysram\|mem~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515210 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~834 " "Latch CPU:mycpu\|SRAM:mysram\|mem~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~850 " "Latch CPU:mycpu\|SRAM:mysram\|mem~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~866 " "Latch CPU:mycpu\|SRAM:mysram\|mem~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~882 " "Latch CPU:mycpu\|SRAM:mysram\|mem~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~130 " "Latch CPU:mycpu\|SRAM:mysram\|mem~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~386 " "Latch CPU:mycpu\|SRAM:mysram\|mem~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~642 " "Latch CPU:mycpu\|SRAM:mysram\|mem~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~898 " "Latch CPU:mycpu\|SRAM:mysram\|mem~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~146 " "Latch CPU:mycpu\|SRAM:mysram\|mem~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~402 " "Latch CPU:mycpu\|SRAM:mysram\|mem~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~658 " "Latch CPU:mycpu\|SRAM:mysram\|mem~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~914 " "Latch CPU:mycpu\|SRAM:mysram\|mem~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515211 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~162 " "Latch CPU:mycpu\|SRAM:mysram\|mem~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~418 " "Latch CPU:mycpu\|SRAM:mysram\|mem~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~674 " "Latch CPU:mycpu\|SRAM:mysram\|mem~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~930 " "Latch CPU:mycpu\|SRAM:mysram\|mem~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~178 " "Latch CPU:mycpu\|SRAM:mysram\|mem~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~434 " "Latch CPU:mycpu\|SRAM:mysram\|mem~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~690 " "Latch CPU:mycpu\|SRAM:mysram\|mem~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~946 " "Latch CPU:mycpu\|SRAM:mysram\|mem~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~194 " "Latch CPU:mycpu\|SRAM:mysram\|mem~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~210 " "Latch CPU:mycpu\|SRAM:mysram\|mem~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~226 " "Latch CPU:mycpu\|SRAM:mysram\|mem~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~242 " "Latch CPU:mycpu\|SRAM:mysram\|mem~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515212 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~450 " "Latch CPU:mycpu\|SRAM:mysram\|mem~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~466 " "Latch CPU:mycpu\|SRAM:mysram\|mem~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~482 " "Latch CPU:mycpu\|SRAM:mysram\|mem~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~498 " "Latch CPU:mycpu\|SRAM:mysram\|mem~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~706 " "Latch CPU:mycpu\|SRAM:mysram\|mem~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~722 " "Latch CPU:mycpu\|SRAM:mysram\|mem~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~738 " "Latch CPU:mycpu\|SRAM:mysram\|mem~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~754 " "Latch CPU:mycpu\|SRAM:mysram\|mem~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~962 " "Latch CPU:mycpu\|SRAM:mysram\|mem~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~978 " "Latch CPU:mycpu\|SRAM:mysram\|mem~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~994 " "Latch CPU:mycpu\|SRAM:mysram\|mem~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1010 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515213 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2050 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2114 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2178 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2242 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2066 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2130 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2194 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2258 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2082 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2146 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2210 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2274 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2098 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515214 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2162 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2226 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2290 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2306 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2370 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2434 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2498 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2322 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2386 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2450 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2514 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2338 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515215 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2402 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2466 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2530 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2354 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2418 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2482 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2546 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2562 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2626 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2690 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2754 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2578 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515216 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2642 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2706 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2770 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2594 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2658 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2722 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2786 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2610 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2674 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2738 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2802 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2818 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515217 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2834 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2850 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2866 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2882 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2898 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2914 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2930 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2946 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2962 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2978 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2994 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3010 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3026 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515218 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3042 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3058 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1026 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1282 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1538 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1794 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1090 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1346 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1602 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1858 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1154 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1410 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515219 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1666 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1922 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1218 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1474 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1730 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1986 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1042 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1298 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1554 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1810 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1106 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1362 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515220 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1618 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1874 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1170 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1426 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1682 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1938 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1234 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1490 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1746 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2002 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1058 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1314 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515221 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1570 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1826 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1122 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1378 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1634 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1890 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1186 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1442 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1698 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1954 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1250 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1506 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1762 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515222 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2018 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1074 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1138 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1202 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1266 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1330 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1394 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1458 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1522 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1586 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1650 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1714 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1778 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515223 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1842 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1906 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1970 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2034 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3074 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3090 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3106 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3122 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3330 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3346 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3362 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3378 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515224 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3586 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3602 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3618 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3634 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3842 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3858 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3874 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3890 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3138 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3154 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3170 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3186 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3394 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515225 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3410 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3426 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3442 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3650 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3666 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3682 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3698 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3906 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3922 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3938 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3954 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3202 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515226 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3458 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3714 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3970 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3218 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3474 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3730 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3986 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3234 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3490 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3746 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4002 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3250 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515227 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3506 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3762 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4018 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3266 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3282 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3298 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3314 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3522 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3538 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3554 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3570 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3778 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515228 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3794 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3810 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3826 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4034 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4050 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4066 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4082 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[2\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~67 " "Latch CPU:mycpu\|SRAM:mysram\|mem~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~131 " "Latch CPU:mycpu\|SRAM:mysram\|mem~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~195 " "Latch CPU:mycpu\|SRAM:mysram\|mem~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~19 " "Latch CPU:mycpu\|SRAM:mysram\|mem~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515229 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~83 " "Latch CPU:mycpu\|SRAM:mysram\|mem~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~147 " "Latch CPU:mycpu\|SRAM:mysram\|mem~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~211 " "Latch CPU:mycpu\|SRAM:mysram\|mem~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~35 " "Latch CPU:mycpu\|SRAM:mysram\|mem~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~99 " "Latch CPU:mycpu\|SRAM:mysram\|mem~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~163 " "Latch CPU:mycpu\|SRAM:mysram\|mem~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~227 " "Latch CPU:mycpu\|SRAM:mysram\|mem~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~51 " "Latch CPU:mycpu\|SRAM:mysram\|mem~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~115 " "Latch CPU:mycpu\|SRAM:mysram\|mem~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~179 " "Latch CPU:mycpu\|SRAM:mysram\|mem~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~243 " "Latch CPU:mycpu\|SRAM:mysram\|mem~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515230 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~259 " "Latch CPU:mycpu\|SRAM:mysram\|mem~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~323 " "Latch CPU:mycpu\|SRAM:mysram\|mem~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~387 " "Latch CPU:mycpu\|SRAM:mysram\|mem~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~451 " "Latch CPU:mycpu\|SRAM:mysram\|mem~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~275 " "Latch CPU:mycpu\|SRAM:mysram\|mem~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~339 " "Latch CPU:mycpu\|SRAM:mysram\|mem~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~403 " "Latch CPU:mycpu\|SRAM:mysram\|mem~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~467 " "Latch CPU:mycpu\|SRAM:mysram\|mem~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~291 " "Latch CPU:mycpu\|SRAM:mysram\|mem~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~355 " "Latch CPU:mycpu\|SRAM:mysram\|mem~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~419 " "Latch CPU:mycpu\|SRAM:mysram\|mem~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~483 " "Latch CPU:mycpu\|SRAM:mysram\|mem~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~307 " "Latch CPU:mycpu\|SRAM:mysram\|mem~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515231 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~371 " "Latch CPU:mycpu\|SRAM:mysram\|mem~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~435 " "Latch CPU:mycpu\|SRAM:mysram\|mem~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~499 " "Latch CPU:mycpu\|SRAM:mysram\|mem~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~515 " "Latch CPU:mycpu\|SRAM:mysram\|mem~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~579 " "Latch CPU:mycpu\|SRAM:mysram\|mem~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~643 " "Latch CPU:mycpu\|SRAM:mysram\|mem~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~707 " "Latch CPU:mycpu\|SRAM:mysram\|mem~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~531 " "Latch CPU:mycpu\|SRAM:mysram\|mem~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~595 " "Latch CPU:mycpu\|SRAM:mysram\|mem~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~659 " "Latch CPU:mycpu\|SRAM:mysram\|mem~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~723 " "Latch CPU:mycpu\|SRAM:mysram\|mem~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~547 " "Latch CPU:mycpu\|SRAM:mysram\|mem~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515232 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~611 " "Latch CPU:mycpu\|SRAM:mysram\|mem~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~675 " "Latch CPU:mycpu\|SRAM:mysram\|mem~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~739 " "Latch CPU:mycpu\|SRAM:mysram\|mem~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~563 " "Latch CPU:mycpu\|SRAM:mysram\|mem~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~627 " "Latch CPU:mycpu\|SRAM:mysram\|mem~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~691 " "Latch CPU:mycpu\|SRAM:mysram\|mem~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~755 " "Latch CPU:mycpu\|SRAM:mysram\|mem~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~771 " "Latch CPU:mycpu\|SRAM:mysram\|mem~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~787 " "Latch CPU:mycpu\|SRAM:mysram\|mem~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~803 " "Latch CPU:mycpu\|SRAM:mysram\|mem~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~819 " "Latch CPU:mycpu\|SRAM:mysram\|mem~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~835 " "Latch CPU:mycpu\|SRAM:mysram\|mem~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~851 " "Latch CPU:mycpu\|SRAM:mysram\|mem~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515233 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~867 " "Latch CPU:mycpu\|SRAM:mysram\|mem~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~883 " "Latch CPU:mycpu\|SRAM:mysram\|mem~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~899 " "Latch CPU:mycpu\|SRAM:mysram\|mem~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~915 " "Latch CPU:mycpu\|SRAM:mysram\|mem~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~931 " "Latch CPU:mycpu\|SRAM:mysram\|mem~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~947 " "Latch CPU:mycpu\|SRAM:mysram\|mem~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~963 " "Latch CPU:mycpu\|SRAM:mysram\|mem~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~979 " "Latch CPU:mycpu\|SRAM:mysram\|mem~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~995 " "Latch CPU:mycpu\|SRAM:mysram\|mem~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1011 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2051 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2307 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515234 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2563 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2819 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2115 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2371 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2627 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2883 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2179 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2435 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2691 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2947 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2243 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2499 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515235 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2755 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3011 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2067 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2323 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2579 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2835 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2131 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2387 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2643 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2899 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2195 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2451 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2707 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515236 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2963 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2259 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2515 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2771 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3027 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2083 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2339 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2595 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2851 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2147 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2403 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2659 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515237 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2915 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2211 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2467 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2723 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2979 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2275 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2531 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2787 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3043 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2099 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2163 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2227 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2291 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515238 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2355 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2419 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2483 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2547 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2611 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2675 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2739 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2803 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2867 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2931 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2995 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3059 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515239 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1027 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1043 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1059 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1075 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1283 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1299 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1315 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1331 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1539 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1555 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1571 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1587 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1795 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515240 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1811 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1827 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1843 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1091 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1107 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1123 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1139 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1347 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1363 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1379 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1395 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1603 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515241 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1619 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1635 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1651 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1859 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1875 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1891 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1907 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1155 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1411 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1667 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1923 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1171 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1427 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515242 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1683 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1939 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1187 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1443 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1699 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1955 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1203 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1459 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1715 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1971 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1219 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1235 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515243 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1251 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1267 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1475 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1491 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1507 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1523 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1731 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1747 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1763 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1779 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1987 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515244 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2003 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2019 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2035 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3075 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3139 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3203 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3267 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3091 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3155 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3219 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3283 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3107 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515245 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3171 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3235 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3299 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3123 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3187 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3251 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3315 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3331 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3395 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3459 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3523 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3347 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515246 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3411 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3475 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3539 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3363 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3427 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3491 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3555 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3379 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3443 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3507 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3571 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3587 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515247 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3651 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3715 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3779 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3603 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3667 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3731 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3795 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3619 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3683 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3747 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3811 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3635 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3699 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515248 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3763 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3827 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3843 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3859 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3875 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3891 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3907 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3923 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3939 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3955 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3971 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3987 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515249 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4003 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4019 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4035 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4051 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4067 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4083 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[3\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~260 " "Latch CPU:mycpu\|SRAM:mysram\|mem~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~516 " "Latch CPU:mycpu\|SRAM:mysram\|mem~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~772 " "Latch CPU:mycpu\|SRAM:mysram\|mem~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~68 " "Latch CPU:mycpu\|SRAM:mysram\|mem~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~324 " "Latch CPU:mycpu\|SRAM:mysram\|mem~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~580 " "Latch CPU:mycpu\|SRAM:mysram\|mem~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515250 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~836 " "Latch CPU:mycpu\|SRAM:mysram\|mem~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~132 " "Latch CPU:mycpu\|SRAM:mysram\|mem~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~388 " "Latch CPU:mycpu\|SRAM:mysram\|mem~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~644 " "Latch CPU:mycpu\|SRAM:mysram\|mem~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~900 " "Latch CPU:mycpu\|SRAM:mysram\|mem~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~196 " "Latch CPU:mycpu\|SRAM:mysram\|mem~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~452 " "Latch CPU:mycpu\|SRAM:mysram\|mem~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~708 " "Latch CPU:mycpu\|SRAM:mysram\|mem~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~964 " "Latch CPU:mycpu\|SRAM:mysram\|mem~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~20 " "Latch CPU:mycpu\|SRAM:mysram\|mem~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~276 " "Latch CPU:mycpu\|SRAM:mysram\|mem~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~532 " "Latch CPU:mycpu\|SRAM:mysram\|mem~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515251 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~788 " "Latch CPU:mycpu\|SRAM:mysram\|mem~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~84 " "Latch CPU:mycpu\|SRAM:mysram\|mem~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~340 " "Latch CPU:mycpu\|SRAM:mysram\|mem~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~596 " "Latch CPU:mycpu\|SRAM:mysram\|mem~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~852 " "Latch CPU:mycpu\|SRAM:mysram\|mem~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~148 " "Latch CPU:mycpu\|SRAM:mysram\|mem~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~404 " "Latch CPU:mycpu\|SRAM:mysram\|mem~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~660 " "Latch CPU:mycpu\|SRAM:mysram\|mem~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~916 " "Latch CPU:mycpu\|SRAM:mysram\|mem~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~212 " "Latch CPU:mycpu\|SRAM:mysram\|mem~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~468 " "Latch CPU:mycpu\|SRAM:mysram\|mem~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~724 " "Latch CPU:mycpu\|SRAM:mysram\|mem~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515252 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~980 " "Latch CPU:mycpu\|SRAM:mysram\|mem~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~36 " "Latch CPU:mycpu\|SRAM:mysram\|mem~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~292 " "Latch CPU:mycpu\|SRAM:mysram\|mem~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~548 " "Latch CPU:mycpu\|SRAM:mysram\|mem~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~804 " "Latch CPU:mycpu\|SRAM:mysram\|mem~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~100 " "Latch CPU:mycpu\|SRAM:mysram\|mem~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~356 " "Latch CPU:mycpu\|SRAM:mysram\|mem~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~612 " "Latch CPU:mycpu\|SRAM:mysram\|mem~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~868 " "Latch CPU:mycpu\|SRAM:mysram\|mem~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~164 " "Latch CPU:mycpu\|SRAM:mysram\|mem~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~420 " "Latch CPU:mycpu\|SRAM:mysram\|mem~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~676 " "Latch CPU:mycpu\|SRAM:mysram\|mem~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515253 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~932 " "Latch CPU:mycpu\|SRAM:mysram\|mem~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~228 " "Latch CPU:mycpu\|SRAM:mysram\|mem~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~484 " "Latch CPU:mycpu\|SRAM:mysram\|mem~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~740 " "Latch CPU:mycpu\|SRAM:mysram\|mem~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~996 " "Latch CPU:mycpu\|SRAM:mysram\|mem~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~52 " "Latch CPU:mycpu\|SRAM:mysram\|mem~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~116 " "Latch CPU:mycpu\|SRAM:mysram\|mem~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~180 " "Latch CPU:mycpu\|SRAM:mysram\|mem~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~244 " "Latch CPU:mycpu\|SRAM:mysram\|mem~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~308 " "Latch CPU:mycpu\|SRAM:mysram\|mem~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~372 " "Latch CPU:mycpu\|SRAM:mysram\|mem~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~436 " "Latch CPU:mycpu\|SRAM:mysram\|mem~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515254 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~500 " "Latch CPU:mycpu\|SRAM:mysram\|mem~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~564 " "Latch CPU:mycpu\|SRAM:mysram\|mem~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~628 " "Latch CPU:mycpu\|SRAM:mysram\|mem~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~692 " "Latch CPU:mycpu\|SRAM:mysram\|mem~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~756 " "Latch CPU:mycpu\|SRAM:mysram\|mem~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~820 " "Latch CPU:mycpu\|SRAM:mysram\|mem~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~884 " "Latch CPU:mycpu\|SRAM:mysram\|mem~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~948 " "Latch CPU:mycpu\|SRAM:mysram\|mem~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1012 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2052 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2068 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2084 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2100 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515255 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2308 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2324 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2340 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2356 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2564 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2580 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2596 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2612 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2820 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2836 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2852 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2868 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515256 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2116 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2132 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2148 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2164 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2372 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2388 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2404 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2420 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2628 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2644 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2660 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2676 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2884 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515257 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2900 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2916 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2932 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2180 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2436 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2692 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2948 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2196 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2452 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2708 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2964 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2212 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515258 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2468 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2724 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2980 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2228 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2484 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2740 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2996 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2244 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2260 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2276 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2292 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2500 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515259 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2516 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2532 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2548 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2756 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2772 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2788 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2804 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3012 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3028 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3044 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3060 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1028 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1092 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515260 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1156 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1220 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1044 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1108 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1172 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1236 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1060 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1124 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1188 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1252 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1076 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1140 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515261 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1204 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1268 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1284 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1348 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1412 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1476 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1300 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1364 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1428 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1492 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1316 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1380 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515262 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1444 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1508 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1332 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1396 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1460 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1524 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1540 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1604 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1668 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1732 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1556 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1620 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1684 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515263 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1748 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1572 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1636 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1700 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1764 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1588 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1652 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1716 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1780 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1796 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1812 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1828 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515264 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1844 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1860 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1876 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1892 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1908 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1924 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1940 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1956 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1972 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1988 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2004 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2020 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2036 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515265 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3076 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3332 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3588 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3844 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3140 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3396 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3652 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3908 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3204 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3460 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3716 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3972 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515266 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3268 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3524 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3780 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4036 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3092 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3348 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3604 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3860 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3156 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3412 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3668 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3924 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515267 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3220 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3476 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3732 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3988 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3284 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3540 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3796 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4052 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3108 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3364 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3620 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3876 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515268 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3172 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3428 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3684 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3940 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3236 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3492 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3748 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4004 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3300 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3556 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3812 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4068 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3124 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515269 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3188 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3252 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3316 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3380 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3444 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3508 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3572 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3636 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3700 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3764 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3828 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3892 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515270 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3956 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4020 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4084 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[4\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~5 " "Latch CPU:mycpu\|SRAM:mysram\|mem~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~21 " "Latch CPU:mycpu\|SRAM:mysram\|mem~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~37 " "Latch CPU:mycpu\|SRAM:mysram\|mem~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~53 " "Latch CPU:mycpu\|SRAM:mysram\|mem~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~261 " "Latch CPU:mycpu\|SRAM:mysram\|mem~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~277 " "Latch CPU:mycpu\|SRAM:mysram\|mem~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~293 " "Latch CPU:mycpu\|SRAM:mysram\|mem~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~309 " "Latch CPU:mycpu\|SRAM:mysram\|mem~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~517 " "Latch CPU:mycpu\|SRAM:mysram\|mem~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515271 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~533 " "Latch CPU:mycpu\|SRAM:mysram\|mem~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~549 " "Latch CPU:mycpu\|SRAM:mysram\|mem~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~565 " "Latch CPU:mycpu\|SRAM:mysram\|mem~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~773 " "Latch CPU:mycpu\|SRAM:mysram\|mem~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~789 " "Latch CPU:mycpu\|SRAM:mysram\|mem~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~805 " "Latch CPU:mycpu\|SRAM:mysram\|mem~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~821 " "Latch CPU:mycpu\|SRAM:mysram\|mem~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~69 " "Latch CPU:mycpu\|SRAM:mysram\|mem~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~85 " "Latch CPU:mycpu\|SRAM:mysram\|mem~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~101 " "Latch CPU:mycpu\|SRAM:mysram\|mem~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~117 " "Latch CPU:mycpu\|SRAM:mysram\|mem~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~325 " "Latch CPU:mycpu\|SRAM:mysram\|mem~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~341 " "Latch CPU:mycpu\|SRAM:mysram\|mem~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515272 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~357 " "Latch CPU:mycpu\|SRAM:mysram\|mem~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~373 " "Latch CPU:mycpu\|SRAM:mysram\|mem~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~581 " "Latch CPU:mycpu\|SRAM:mysram\|mem~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~597 " "Latch CPU:mycpu\|SRAM:mysram\|mem~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~613 " "Latch CPU:mycpu\|SRAM:mysram\|mem~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~629 " "Latch CPU:mycpu\|SRAM:mysram\|mem~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~837 " "Latch CPU:mycpu\|SRAM:mysram\|mem~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~853 " "Latch CPU:mycpu\|SRAM:mysram\|mem~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~869 " "Latch CPU:mycpu\|SRAM:mysram\|mem~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~885 " "Latch CPU:mycpu\|SRAM:mysram\|mem~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~133 " "Latch CPU:mycpu\|SRAM:mysram\|mem~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~389 " "Latch CPU:mycpu\|SRAM:mysram\|mem~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515273 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~645 " "Latch CPU:mycpu\|SRAM:mysram\|mem~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~901 " "Latch CPU:mycpu\|SRAM:mysram\|mem~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~149 " "Latch CPU:mycpu\|SRAM:mysram\|mem~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~405 " "Latch CPU:mycpu\|SRAM:mysram\|mem~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~661 " "Latch CPU:mycpu\|SRAM:mysram\|mem~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~917 " "Latch CPU:mycpu\|SRAM:mysram\|mem~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~165 " "Latch CPU:mycpu\|SRAM:mysram\|mem~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~421 " "Latch CPU:mycpu\|SRAM:mysram\|mem~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~677 " "Latch CPU:mycpu\|SRAM:mysram\|mem~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~933 " "Latch CPU:mycpu\|SRAM:mysram\|mem~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~181 " "Latch CPU:mycpu\|SRAM:mysram\|mem~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~437 " "Latch CPU:mycpu\|SRAM:mysram\|mem~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515274 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~693 " "Latch CPU:mycpu\|SRAM:mysram\|mem~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~949 " "Latch CPU:mycpu\|SRAM:mysram\|mem~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~197 " "Latch CPU:mycpu\|SRAM:mysram\|mem~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~213 " "Latch CPU:mycpu\|SRAM:mysram\|mem~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~229 " "Latch CPU:mycpu\|SRAM:mysram\|mem~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~245 " "Latch CPU:mycpu\|SRAM:mysram\|mem~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~453 " "Latch CPU:mycpu\|SRAM:mysram\|mem~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~469 " "Latch CPU:mycpu\|SRAM:mysram\|mem~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~485 " "Latch CPU:mycpu\|SRAM:mysram\|mem~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~501 " "Latch CPU:mycpu\|SRAM:mysram\|mem~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~709 " "Latch CPU:mycpu\|SRAM:mysram\|mem~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~725 " "Latch CPU:mycpu\|SRAM:mysram\|mem~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515275 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~741 " "Latch CPU:mycpu\|SRAM:mysram\|mem~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~757 " "Latch CPU:mycpu\|SRAM:mysram\|mem~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~965 " "Latch CPU:mycpu\|SRAM:mysram\|mem~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~981 " "Latch CPU:mycpu\|SRAM:mysram\|mem~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~997 " "Latch CPU:mycpu\|SRAM:mysram\|mem~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1013 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2053 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2117 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2181 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2245 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2069 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2133 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2197 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515276 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2261 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2085 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2149 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2213 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2277 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2101 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2165 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2229 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2293 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2309 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2373 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515277 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2437 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2501 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2325 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2389 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2453 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2517 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2341 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2405 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2469 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2533 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2357 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2421 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2485 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515278 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2549 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2565 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2629 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2693 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2757 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2581 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2645 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2709 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2773 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2597 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2661 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2725 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515279 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2789 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2613 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2677 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2741 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2805 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2821 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2837 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2853 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2869 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2885 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2901 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515280 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2917 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2933 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2949 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2965 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2981 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2997 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3013 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3029 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3045 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3061 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1029 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1285 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1541 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515281 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1797 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1093 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1349 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1605 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1861 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1157 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1413 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1669 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1925 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1221 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1477 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1733 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515282 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1989 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1045 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1301 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1557 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1813 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1109 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1365 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1621 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1877 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1173 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1429 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1685 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515283 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1941 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1237 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1493 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1749 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2005 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1061 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1317 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1573 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1829 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1125 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1381 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1637 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515284 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1893 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1189 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1445 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1701 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1957 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1253 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1509 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1765 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2021 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1077 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1141 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1205 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1269 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515285 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1333 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1397 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1461 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1525 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1589 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1653 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1717 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1781 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1845 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1909 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1973 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2037 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515286 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3077 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3093 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3109 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3125 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3333 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3349 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3365 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3381 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3589 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3605 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3621 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3637 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515287 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3845 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3861 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3877 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3893 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3141 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3157 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3173 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3189 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3397 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3413 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3429 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3445 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515288 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3653 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3669 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3685 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3701 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3909 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3925 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3941 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3957 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3205 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3461 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3717 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3973 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515289 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3221 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3477 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3733 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3989 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3237 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3493 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3749 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4005 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3253 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3509 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3765 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4021 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515290 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3269 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3285 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3301 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3317 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3525 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3541 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3557 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3573 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3781 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3797 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3813 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3829 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515291 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4037 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4053 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4069 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4085 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[5\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~6 " "Latch CPU:mycpu\|SRAM:mysram\|mem~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~70 " "Latch CPU:mycpu\|SRAM:mysram\|mem~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~134 " "Latch CPU:mycpu\|SRAM:mysram\|mem~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~198 " "Latch CPU:mycpu\|SRAM:mysram\|mem~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~22 " "Latch CPU:mycpu\|SRAM:mysram\|mem~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~86 " "Latch CPU:mycpu\|SRAM:mysram\|mem~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~150 " "Latch CPU:mycpu\|SRAM:mysram\|mem~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~214 " "Latch CPU:mycpu\|SRAM:mysram\|mem~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~38 " "Latch CPU:mycpu\|SRAM:mysram\|mem~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515292 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~102 " "Latch CPU:mycpu\|SRAM:mysram\|mem~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~166 " "Latch CPU:mycpu\|SRAM:mysram\|mem~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~230 " "Latch CPU:mycpu\|SRAM:mysram\|mem~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~54 " "Latch CPU:mycpu\|SRAM:mysram\|mem~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~118 " "Latch CPU:mycpu\|SRAM:mysram\|mem~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~182 " "Latch CPU:mycpu\|SRAM:mysram\|mem~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~246 " "Latch CPU:mycpu\|SRAM:mysram\|mem~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~262 " "Latch CPU:mycpu\|SRAM:mysram\|mem~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~326 " "Latch CPU:mycpu\|SRAM:mysram\|mem~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~390 " "Latch CPU:mycpu\|SRAM:mysram\|mem~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~454 " "Latch CPU:mycpu\|SRAM:mysram\|mem~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~278 " "Latch CPU:mycpu\|SRAM:mysram\|mem~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515293 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~342 " "Latch CPU:mycpu\|SRAM:mysram\|mem~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~406 " "Latch CPU:mycpu\|SRAM:mysram\|mem~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~470 " "Latch CPU:mycpu\|SRAM:mysram\|mem~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~294 " "Latch CPU:mycpu\|SRAM:mysram\|mem~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~358 " "Latch CPU:mycpu\|SRAM:mysram\|mem~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~422 " "Latch CPU:mycpu\|SRAM:mysram\|mem~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~486 " "Latch CPU:mycpu\|SRAM:mysram\|mem~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~310 " "Latch CPU:mycpu\|SRAM:mysram\|mem~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~374 " "Latch CPU:mycpu\|SRAM:mysram\|mem~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~438 " "Latch CPU:mycpu\|SRAM:mysram\|mem~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~502 " "Latch CPU:mycpu\|SRAM:mysram\|mem~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~518 " "Latch CPU:mycpu\|SRAM:mysram\|mem~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515294 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~582 " "Latch CPU:mycpu\|SRAM:mysram\|mem~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~646 " "Latch CPU:mycpu\|SRAM:mysram\|mem~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~710 " "Latch CPU:mycpu\|SRAM:mysram\|mem~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~534 " "Latch CPU:mycpu\|SRAM:mysram\|mem~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~598 " "Latch CPU:mycpu\|SRAM:mysram\|mem~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~662 " "Latch CPU:mycpu\|SRAM:mysram\|mem~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~726 " "Latch CPU:mycpu\|SRAM:mysram\|mem~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~550 " "Latch CPU:mycpu\|SRAM:mysram\|mem~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~614 " "Latch CPU:mycpu\|SRAM:mysram\|mem~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~678 " "Latch CPU:mycpu\|SRAM:mysram\|mem~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~742 " "Latch CPU:mycpu\|SRAM:mysram\|mem~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~566 " "Latch CPU:mycpu\|SRAM:mysram\|mem~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~630 " "Latch CPU:mycpu\|SRAM:mysram\|mem~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515295 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~694 " "Latch CPU:mycpu\|SRAM:mysram\|mem~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~758 " "Latch CPU:mycpu\|SRAM:mysram\|mem~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~774 " "Latch CPU:mycpu\|SRAM:mysram\|mem~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~790 " "Latch CPU:mycpu\|SRAM:mysram\|mem~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~806 " "Latch CPU:mycpu\|SRAM:mysram\|mem~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~822 " "Latch CPU:mycpu\|SRAM:mysram\|mem~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~838 " "Latch CPU:mycpu\|SRAM:mysram\|mem~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~854 " "Latch CPU:mycpu\|SRAM:mysram\|mem~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~870 " "Latch CPU:mycpu\|SRAM:mysram\|mem~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~886 " "Latch CPU:mycpu\|SRAM:mysram\|mem~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~902 " "Latch CPU:mycpu\|SRAM:mysram\|mem~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~918 " "Latch CPU:mycpu\|SRAM:mysram\|mem~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515296 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~934 " "Latch CPU:mycpu\|SRAM:mysram\|mem~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~950 " "Latch CPU:mycpu\|SRAM:mysram\|mem~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~966 " "Latch CPU:mycpu\|SRAM:mysram\|mem~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~982 " "Latch CPU:mycpu\|SRAM:mysram\|mem~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~998 " "Latch CPU:mycpu\|SRAM:mysram\|mem~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1014 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2054 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2310 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2566 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2822 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2118 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2374 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2630 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515297 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2886 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2182 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2438 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2694 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2950 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2246 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2502 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2758 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3014 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2070 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2326 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2582 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515298 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2838 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2134 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2390 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2646 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2902 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2198 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2454 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2710 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2966 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2262 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2518 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2774 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3030 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515299 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2086 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2342 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2598 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2854 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2150 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2406 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2662 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2918 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2214 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2470 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2726 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2982 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515300 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2278 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2534 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2790 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3046 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2102 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2166 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2230 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2294 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2358 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2422 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2486 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2550 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515301 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2614 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2678 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2742 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2806 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2870 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2934 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2998 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3062 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1030 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1046 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1062 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1078 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515302 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1286 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1302 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1318 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1334 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1542 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1558 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1574 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1590 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1798 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1814 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1830 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1846 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515303 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1094 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1110 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1126 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1142 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1350 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1366 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1382 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1398 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1606 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1622 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1638 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1654 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1862 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515304 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1878 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1894 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1910 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1158 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1414 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1670 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1926 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1174 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1430 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1686 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1942 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1190 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515305 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1446 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1702 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1958 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1206 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1462 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1718 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1974 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1222 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1238 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1254 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1270 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1478 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515306 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1494 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1510 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1526 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1734 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1750 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1766 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1782 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1990 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2006 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2022 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2038 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3078 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3142 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515307 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3206 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3270 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3094 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3158 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3222 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3286 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3110 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3174 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3238 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3302 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3126 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3190 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515308 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3254 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3318 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3334 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3398 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3462 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3526 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3350 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3414 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3478 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3542 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3366 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3430 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515309 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3494 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3558 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3382 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3446 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3510 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3574 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3590 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3654 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3718 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3782 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3606 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515310 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3670 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3734 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3798 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3622 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3686 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3750 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3814 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3638 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3702 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3766 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3830 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3846 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515311 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3862 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3878 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3894 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3910 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3926 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3942 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3958 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3974 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3990 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4006 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4022 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4038 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4054 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515312 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4070 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4086 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[6\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~7 " "Latch CPU:mycpu\|SRAM:mysram\|mem~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~263 " "Latch CPU:mycpu\|SRAM:mysram\|mem~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~519 " "Latch CPU:mycpu\|SRAM:mysram\|mem~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~775 " "Latch CPU:mycpu\|SRAM:mysram\|mem~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~71 " "Latch CPU:mycpu\|SRAM:mysram\|mem~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~327 " "Latch CPU:mycpu\|SRAM:mysram\|mem~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~583 " "Latch CPU:mycpu\|SRAM:mysram\|mem~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~839 " "Latch CPU:mycpu\|SRAM:mysram\|mem~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~135 " "Latch CPU:mycpu\|SRAM:mysram\|mem~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~391 " "Latch CPU:mycpu\|SRAM:mysram\|mem~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~647 " "Latch CPU:mycpu\|SRAM:mysram\|mem~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515313 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~903 " "Latch CPU:mycpu\|SRAM:mysram\|mem~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~199 " "Latch CPU:mycpu\|SRAM:mysram\|mem~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~455 " "Latch CPU:mycpu\|SRAM:mysram\|mem~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~711 " "Latch CPU:mycpu\|SRAM:mysram\|mem~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~967 " "Latch CPU:mycpu\|SRAM:mysram\|mem~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~23 " "Latch CPU:mycpu\|SRAM:mysram\|mem~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~279 " "Latch CPU:mycpu\|SRAM:mysram\|mem~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~535 " "Latch CPU:mycpu\|SRAM:mysram\|mem~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~791 " "Latch CPU:mycpu\|SRAM:mysram\|mem~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~87 " "Latch CPU:mycpu\|SRAM:mysram\|mem~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~343 " "Latch CPU:mycpu\|SRAM:mysram\|mem~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~599 " "Latch CPU:mycpu\|SRAM:mysram\|mem~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515314 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~855 " "Latch CPU:mycpu\|SRAM:mysram\|mem~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~151 " "Latch CPU:mycpu\|SRAM:mysram\|mem~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~407 " "Latch CPU:mycpu\|SRAM:mysram\|mem~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~663 " "Latch CPU:mycpu\|SRAM:mysram\|mem~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~919 " "Latch CPU:mycpu\|SRAM:mysram\|mem~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~215 " "Latch CPU:mycpu\|SRAM:mysram\|mem~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~471 " "Latch CPU:mycpu\|SRAM:mysram\|mem~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~727 " "Latch CPU:mycpu\|SRAM:mysram\|mem~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~983 " "Latch CPU:mycpu\|SRAM:mysram\|mem~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~39 " "Latch CPU:mycpu\|SRAM:mysram\|mem~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~295 " "Latch CPU:mycpu\|SRAM:mysram\|mem~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~551 " "Latch CPU:mycpu\|SRAM:mysram\|mem~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~807 " "Latch CPU:mycpu\|SRAM:mysram\|mem~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515315 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~103 " "Latch CPU:mycpu\|SRAM:mysram\|mem~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~359 " "Latch CPU:mycpu\|SRAM:mysram\|mem~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~615 " "Latch CPU:mycpu\|SRAM:mysram\|mem~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~871 " "Latch CPU:mycpu\|SRAM:mysram\|mem~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~167 " "Latch CPU:mycpu\|SRAM:mysram\|mem~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~423 " "Latch CPU:mycpu\|SRAM:mysram\|mem~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~679 " "Latch CPU:mycpu\|SRAM:mysram\|mem~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~935 " "Latch CPU:mycpu\|SRAM:mysram\|mem~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~231 " "Latch CPU:mycpu\|SRAM:mysram\|mem~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~487 " "Latch CPU:mycpu\|SRAM:mysram\|mem~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~743 " "Latch CPU:mycpu\|SRAM:mysram\|mem~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~999 " "Latch CPU:mycpu\|SRAM:mysram\|mem~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515316 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~55 " "Latch CPU:mycpu\|SRAM:mysram\|mem~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~119 " "Latch CPU:mycpu\|SRAM:mysram\|mem~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~183 " "Latch CPU:mycpu\|SRAM:mysram\|mem~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~247 " "Latch CPU:mycpu\|SRAM:mysram\|mem~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~311 " "Latch CPU:mycpu\|SRAM:mysram\|mem~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~375 " "Latch CPU:mycpu\|SRAM:mysram\|mem~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~439 " "Latch CPU:mycpu\|SRAM:mysram\|mem~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~503 " "Latch CPU:mycpu\|SRAM:mysram\|mem~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~567 " "Latch CPU:mycpu\|SRAM:mysram\|mem~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~631 " "Latch CPU:mycpu\|SRAM:mysram\|mem~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~695 " "Latch CPU:mycpu\|SRAM:mysram\|mem~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~759 " "Latch CPU:mycpu\|SRAM:mysram\|mem~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~823 " "Latch CPU:mycpu\|SRAM:mysram\|mem~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515317 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~887 " "Latch CPU:mycpu\|SRAM:mysram\|mem~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~951 " "Latch CPU:mycpu\|SRAM:mysram\|mem~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1015 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2055 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2071 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2087 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2103 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2311 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2327 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2343 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2359 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2567 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515318 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2583 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2599 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2615 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2823 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2839 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2855 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2871 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2119 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2135 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2151 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2167 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2375 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2391 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515319 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2407 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2423 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2631 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2647 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2663 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2679 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2887 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2903 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2919 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2935 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2183 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2439 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515320 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2695 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2951 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2199 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2455 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2711 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2967 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2215 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2471 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2727 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2983 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2231 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2487 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515321 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2743 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2999 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2247 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2263 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2279 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2295 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2503 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2519 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2535 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2551 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2759 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2775 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2791 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515322 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2807 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3015 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3031 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3047 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3063 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1031 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1095 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1159 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1223 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1047 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1111 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1175 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515323 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1239 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1063 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1127 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1191 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1255 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1079 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1143 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1207 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1271 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1287 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1351 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1415 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515324 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1479 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1303 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1367 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1431 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1495 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1319 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1383 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1447 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1511 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1335 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1399 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1463 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1527 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515325 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1543 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1607 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1671 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1735 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1559 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1623 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1687 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1751 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1575 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1639 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1703 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1767 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515326 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1591 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1655 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1719 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1783 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1799 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1815 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1831 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1847 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1863 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1879 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1895 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1911 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515327 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1927 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1943 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1959 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1975 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~1991 " "Latch CPU:mycpu\|SRAM:mysram\|mem~1991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2007 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2023 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~2039 " "Latch CPU:mycpu\|SRAM:mysram\|mem~2039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3079 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3335 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3591 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3847 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515328 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3143 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3399 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3655 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3911 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3207 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3463 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3719 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3975 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3271 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3527 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3783 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4039 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3095 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515329 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3351 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3607 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3863 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3159 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3415 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3671 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3927 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3223 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3479 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3735 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3991 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515330 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3287 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3543 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3799 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4055 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3111 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3367 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3623 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3879 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3175 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3431 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3687 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515331 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3943 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3239 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3495 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3751 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4007 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3303 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3559 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3815 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4071 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3127 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3191 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3255 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515332 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3319 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3383 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3447 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3511 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3575 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3639 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3703 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3767 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3831 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3895 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~3959 " "Latch CPU:mycpu\|SRAM:mysram\|mem~3959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4023 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:mycpu\|SRAM:mysram\|mem~4087 " "Latch CPU:mycpu\|SRAM:mysram\|mem~4087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q " "Ports D and ENA on the latch are fed by the same signal CPU:mycpu\|reg16:reg2ALUBuf1\|DFlipFlop:mydff\[7\]\|q" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465010515333 ""}  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465010515333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[7\] GND " "Pin \"cpuout\[7\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[8\] GND " "Pin \"cpuout\[8\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[9\] GND " "Pin \"cpuout\[9\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[10\] GND " "Pin \"cpuout\[10\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[11\] GND " "Pin \"cpuout\[11\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[12\] GND " "Pin \"cpuout\[12\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[13\] GND " "Pin \"cpuout\[13\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[14\] GND " "Pin \"cpuout\[14\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[15\] GND " "Pin \"cpuout\[15\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[16\] GND " "Pin \"cpuout\[16\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[17\] GND " "Pin \"cpuout\[17\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[18\] GND " "Pin \"cpuout\[18\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[19\] GND " "Pin \"cpuout\[19\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[20\] GND " "Pin \"cpuout\[20\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[21\] GND " "Pin \"cpuout\[21\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[22\] GND " "Pin \"cpuout\[22\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[23\] GND " "Pin \"cpuout\[23\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[24\] GND " "Pin \"cpuout\[24\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[25\] GND " "Pin \"cpuout\[25\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[26\] GND " "Pin \"cpuout\[26\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[27\] GND " "Pin \"cpuout\[27\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[28\] GND " "Pin \"cpuout\[28\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[29\] GND " "Pin \"cpuout\[29\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[30\] GND " "Pin \"cpuout\[30\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpuout\[31\] GND " "Pin \"cpuout\[31\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|cpuout[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[16\] GND " "Pin \"R1RD\[16\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[17\] GND " "Pin \"R1RD\[17\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[18\] GND " "Pin \"R1RD\[18\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[19\] GND " "Pin \"R1RD\[19\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[20\] GND " "Pin \"R1RD\[20\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[21\] GND " "Pin \"R1RD\[21\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[22\] GND " "Pin \"R1RD\[22\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[23\] GND " "Pin \"R1RD\[23\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[24\] GND " "Pin \"R1RD\[24\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[25\] GND " "Pin \"R1RD\[25\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[26\] GND " "Pin \"R1RD\[26\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[27\] GND " "Pin \"R1RD\[27\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[28\] GND " "Pin \"R1RD\[28\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[29\] GND " "Pin \"R1RD\[29\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[30\] GND " "Pin \"R1RD\[30\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1RD\[31\] GND " "Pin \"R1RD\[31\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R1RD[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[16\] GND " "Pin \"R2RD\[16\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[17\] GND " "Pin \"R2RD\[17\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[18\] GND " "Pin \"R2RD\[18\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[19\] GND " "Pin \"R2RD\[19\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[20\] GND " "Pin \"R2RD\[20\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[21\] GND " "Pin \"R2RD\[21\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[22\] GND " "Pin \"R2RD\[22\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[23\] GND " "Pin \"R2RD\[23\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[24\] GND " "Pin \"R2RD\[24\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[25\] GND " "Pin \"R2RD\[25\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[26\] GND " "Pin \"R2RD\[26\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[27\] GND " "Pin \"R2RD\[27\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[28\] GND " "Pin \"R2RD\[28\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[29\] GND " "Pin \"R2RD\[29\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[30\] GND " "Pin \"R2RD\[30\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2RD\[31\] GND " "Pin \"R2RD\[31\]\" is stuck at GND" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465010518918 "|CPUTop|R2RD[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1465010518918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1465010519424 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1465010522462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1465010523599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465010523599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10807 " "Implemented 10807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1465010524299 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1465010524299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10679 " "Implemented 10679 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1465010524299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1465010524299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4296 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465010524511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 20:22:04 2016 " "Processing ended: Fri Jun 03 20:22:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465010524511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465010524511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465010524511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010524511 ""}
