INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HcPlu/CO/minisys/minisys.srcs/sources_1/new/Idecoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecoder32_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HcPlu/CO/minisys/minisys.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HcPlu/CO/minisys/minisys.srcs/sources_1/imports/Desktop/Ifetc32_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HcPlu/CO/minisys/minisys.srcs/sources_1/imports/lab13/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HcPlu/CO/minisys/minisys.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HcPlu/CO/minisys/minisys.srcs/sources_1/new/control32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HcPlu/CO/minisys/minisys.srcs/sources_1/new/mem_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_top
