var searchData=
[
  ['m_20support_20routines_0',['Cortex-M support routines',['../group__arch__arm__cortex.html',1,'']]],
  ['management_1',['Asynchronous delays involving power management',['../group__api__timing.html#async_delay',1,'']]],
  ['mapped_20io_2',['Memory-mapped IO',['../mem_model.html#autotoc_md6',1,'']]],
  ['mechanism_3',['mechanism',['../rpc_intro.html#autotoc_md15',1,'Advantages of RPC mechanism'],['../rpc_intro.html#autotoc_md7',1,'High level design of RPC mechanism']]],
  ['mechanism_20overview_4',['RPC mechanism overview',['../group__api__rpc.html#api_rpc_overview',1,'']]],
  ['mem_5fmanage_5fhandler_5',['mem_manage_handler',['../group__arch__arm__mpu.html#ga291b6baa172cdfff1b7f482b65d69541',1,'mpu.c']]],
  ['memory_6',['Shared memory',['../group__api__shared.html',1,'']]],
  ['memory_20mapped_20io_7',['Memory-mapped IO',['../mem_model.html#autotoc_md6',1,'']]],
  ['memory_20model_8',['Memory Model',['../mem_model.html',1,'overview']]],
  ['memory_20protection_9',['memory protection',['../group__os__mpu.html',1,'Memory protection'],['../group__arch__arm__mpu.html',1,'Memory protection']]],
  ['model_10',['model',['../exec_model.html',1,'Execution Model'],['../mem_model.html',1,'Memory Model']]],
  ['mpu_20ctrl_20fields_11',['ARM MPU CTRL fields',['../group__arm__mpu__ctrl.html',1,'']]],
  ['mpu_20h_12',['mpu.h',['../group__arch__arch.html#mpu_h',1,'']]],
  ['mpu_20rasr_20fields_13',['ARM MPU RASR fields',['../group__arm__mpu__rars.html',1,'']]],
  ['mpu_20rbar_20fields_14',['ARM MPU RBAR fields',['../group__arm__mpu__rbar.html',1,'']]],
  ['mpu_20region_20names_15',['MPU region names',['../group__mpu__region__names.html',1,'']]],
  ['mpu_20register_20aliases_16',['ARM MPU register aliases',['../group__arm__mpu__registers.html',1,'']]],
  ['mpu_5fap_5fmask_17',['MPU_AP_MASK',['../group__arch__arm__mpu.html#gad165405d8b7780b3dc9f0bc945925cbc',1,'mpu_priv.h']]],
  ['mpu_5fclear_5fregion_18',['mpu_clear_region',['../group__arch__arm__mpu.html#ga2df3bcd565155fa841a09863ab02fca3',1,'mpu_clear_region(uint8_t region):&#160;mpu.c'],['../group__arch__arm__mpu.html#ga2df3bcd565155fa841a09863ab02fca3',1,'mpu_clear_region(uint8_t region):&#160;mpu.c']]],
  ['mpu_5fconfigure_5fregion_19',['mpu_configure_region',['../group__arch__arm__mpu.html#ga0b9475c0820f93b5eaffcc99d04fe765',1,'mpu_configure_region(uint8_t region, const void *base, uint32_t size, uint8_t flags, uint32_t *RBAR, uint32_t *RASR):&#160;mpu.c'],['../group__arch__arm__mpu.html#ga0b9475c0820f93b5eaffcc99d04fe765',1,'mpu_configure_region(uint8_t region, const void *base, uint32_t size, uint8_t cls, uint32_t *RBAR, uint32_t *RASR):&#160;mpu.c'],['../group__arch__arm__mpu.html#ga0b9475c0820f93b5eaffcc99d04fe765',1,'mpu_configure_region(uint8_t region, const void *base, uint32_t size, uint8_t flags, uint32_t *RBAR, uint32_t *RASR):&#160;test_sched.c']]],
  ['mpu_5fctrl_20',['MPU_CTRL',['../group__arm__mpu__registers.html#gac59c1bae8f9382e6becd1c655b38506c',1,'mpu_priv.h']]],
  ['mpu_5fctrl_5fenable_21',['MPU_CTRL_ENABLE',['../group__arm__mpu__ctrl.html#gab3f1e7dbe648778e2401c0a579939585',1,'mpu_priv.h']]],
  ['mpu_5fctrl_5fprivdefena_22',['MPU_CTRL_PRIVDEFENA',['../group__arm__mpu__ctrl.html#gaab51c0ef4d298181c4658130e720c126',1,'mpu_priv.h']]],
  ['mpu_5fdisable_23',['mpu_disable',['../group__arch__arm__mpu.html#gafb390ac802137661de74920293dbef05',1,'mpu.c']]],
  ['mpu_5fenable_24',['mpu_enable',['../group__arch__arm__mpu.html#ga2d681c0394e5104195a6486a2feecd9e',1,'mpu.c']]],
  ['mpu_5fexecute_5fshift_25',['MPU_EXECUTE_SHIFT',['../group__arch__arm__mpu.html#gab726d0bcd26965e81af2fcbcae650469',1,'mpu_priv.h']]],
  ['mpu_5fflags_26',['MPU_Flags',['../group__os__mpu.html#gae35ef2b40da61cecee6e76bbac5fb3e2',1,'mpu.h']]],
  ['mpu_5fhosted_5fstate_5fsize_27',['MPU_HOSTED_STATE_SIZE',['../group__os__config.html#ga50b141877ee78028195328399caf0d6a',1,'kernel.h']]],
  ['mpu_5finit_5fstack_28',['mpu_init_stack',['../group__arch__arch.html#gad1e98b6b913a67b51e041e4e9002a399',1,'mpu_init_stack(int thread_id):&#160;mpu.c'],['../group__arch__arch.html#gad1e98b6b913a67b51e041e4e9002a399',1,'mpu_init_stack(int thread_id):&#160;mpu.c']]],
  ['mpu_5fload_29',['mpu_load',['../group__arch__arm__mpu.html#ga057d8b71680702b99ab7e66764bde9c4',1,'mpu_load(const MPU_State *state, uint8_t base, uint8_t count):&#160;mpu.c'],['../group__arch__arm__mpu.html#ga057d8b71680702b99ab7e66764bde9c4',1,'mpu_load(const MPU_State *state, uint8_t base, uint8_t count):&#160;mpu.c']]],
  ['mpu_5fnone_30',['MPU_NONE',['../group__os__mpu.html#ggae35ef2b40da61cecee6e76bbac5fb3e2a12a2c5f9794322278e58bc3c6b1ddedd',1,'mpu.h']]],
  ['mpu_5fr_31',['MPU_R',['../group__os__mpu.html#ggae35ef2b40da61cecee6e76bbac5fb3e2a13db624d78fe3ea69c924eaaa63601d6',1,'mpu.h']]],
  ['mpu_5frasr_32',['MPU_RASR',['../group__arm__mpu__registers.html#ga32d5201e7d796b21783202e5a8e33fea',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fattr_5fap_33',['MPU_RASR_ATTR_AP',['../group__arm__mpu__rars.html#ga9688f6838d3f17fba9eb1581fa5f3b84',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fattr_5fap_5fprw_5furo_34',['MPU_RASR_ATTR_AP_PRW_URO',['../group__arm__mpu__rars.html#ga4541710ecbda3c1bff720e0086976ff0',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fattr_5fap_5fprw_5furw_35',['MPU_RASR_ATTR_AP_PRW_URW',['../group__arm__mpu__rars.html#ga18c70558bd861f5b1a3352cb7748e4e0',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fattr_5fc_36',['MPU_RASR_ATTR_C',['../group__arm__mpu__rars.html#ga29f69c858cf0ca9c9bbf9d2994e1de85',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fattr_5fxn_37',['MPU_RASR_ATTR_XN',['../group__arm__mpu__rars.html#ga8494f9fabba8af1e8f397fde1a5a76a8',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fenable_38',['MPU_RASR_ENABLE',['../group__arm__mpu__rars.html#ga8f9403a4a9718e179fd52e6612698e9f',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fsize_39',['MPU_RASR_SIZE',['../group__arm__mpu__rars.html#gaf909fd3ca3b12934dd93f7c1cd4c994b',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fsize_5flsb_40',['MPU_RASR_SIZE_LSB',['../group__arm__mpu__rars.html#ga6b1b4632db54dbe71f400ce26b40db54',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fsrd_41',['MPU_RASR_SRD',['../group__arm__mpu__rars.html#gade83657e2b7f62608d7160f14631e6aa',1,'mpu_priv.h']]],
  ['mpu_5frasr_5fsrd_5flsb_42',['MPU_RASR_SRD_LSB',['../group__arm__mpu__rars.html#gaa7493f37f4927ec517d9fc55aa7af5d1',1,'mpu_priv.h']]],
  ['mpu_5frbar_43',['MPU_RBAR',['../group__arm__mpu__registers.html#ga13d89764ff1b4c817123808df9aa7562',1,'mpu_priv.h']]],
  ['mpu_5frbar_5faddr_44',['MPU_RBAR_ADDR',['../group__arm__mpu__rbar.html#gae2c6b7cd03ceb7eb82062ce7911086c9',1,'mpu_priv.h']]],
  ['mpu_5frbar_5fregion_45',['MPU_RBAR_REGION',['../group__arm__mpu__rbar.html#ga4cb05b1e3cb3a9d635fc85b93e2c4da9',1,'mpu_priv.h']]],
  ['mpu_5frbar_5fregion_5flsb_46',['MPU_RBAR_REGION_LSB',['../group__arm__mpu__rbar.html#ga0e6633466b3d99bc2c65f7e739a2de59',1,'mpu_priv.h']]],
  ['mpu_5frbar_5fvalid_47',['MPU_RBAR_VALID',['../group__arm__mpu__rbar.html#ga719f36c3c06a6f5fbe8cc67fd1903e2a',1,'mpu_priv.h']]],
  ['mpu_5fregions_48',['mpu_regions',['../structOS__process__definition__t.html#ace13b242a85ec9b654965d72b9249e69',1,'OS_process_definition_t']]],
  ['mpu_5fregisters_49',['MPU_Registers',['../structMPU__Registers.html',1,'']]],
  ['mpu_5frestore_50',['mpu_restore',['../group__arch__arm__mpu.html#gaccaca933ccccec5a6f6808252b4a5fbc',1,'mpu_restore(const MPU_State *hosted_state, const MPU_State *parent_state):&#160;mpu.c'],['../group__arch__arch.html#gaccaca933ccccec5a6f6808252b4a5fbc',1,'mpu_restore(const MPU_State *hosted_state, const MPU_State *parent_state):&#160;test_sched.c'],['../group__arch__arch.html#gaccaca933ccccec5a6f6808252b4a5fbc',1,'mpu_restore(const MPU_State *hosted_state, const MPU_State *parent_state):&#160;mpu.c']]],
  ['mpu_5frnr_51',['MPU_RNR',['../group__arm__mpu__registers.html#ga10e61f0488920fe60665b3d608a27c29',1,'mpu_priv.h']]],
  ['mpu_5frnr_5fregion_52',['MPU_RNR_REGION',['../group__arch__arm__mpu.html#ga2f22ba6a7bec09dc599be801b1e5f9d5',1,'mpu_priv.h']]],
  ['mpu_5frnr_5fregion_5flsb_53',['MPU_RNR_REGION_LSB',['../group__arch__arm__mpu.html#ga98123943c5d9a71e1d06ae7eff10807a',1,'mpu_priv.h']]],
  ['mpu_5frw_54',['MPU_RW',['../group__os__mpu.html#ggae35ef2b40da61cecee6e76bbac5fb3e2a7d9fb598571457547838dd8604d8fe23',1,'mpu.h']]],
  ['mpu_5frwx_55',['MPU_RWX',['../group__os__mpu.html#ggae35ef2b40da61cecee6e76bbac5fb3e2a15f945e26ec55719949e5a9b2715e6a9',1,'mpu.h']]],
  ['mpu_5frx_56',['MPU_RX',['../group__os__mpu.html#ggae35ef2b40da61cecee6e76bbac5fb3e2a1b27b1215cd9cbf1edc350fe1fdd1db0',1,'mpu.h']]],
  ['mpu_5fset_5fregion_57',['mpu_set_region',['../group__arch__arm__mpu.html#ga2fcb7c5300d860acbb4c42673bc68e19',1,'mpu_set_region(uint8_t region, const void *base, uint32_t size, uint8_t cls):&#160;mpu.c'],['../group__arch__arm__mpu.html#ga2fcb7c5300d860acbb4c42673bc68e19',1,'mpu_set_region(uint8_t region, const void *base, uint32_t size, uint8_t cls):&#160;mpu.c'],['../group__arch__arm__mpu.html#ga2fcb7c5300d860acbb4c42673bc68e19',1,'mpu_set_region(uint8_t region, const void *base, uint32_t size, uint8_t flags):&#160;test_sched.c']]],
  ['mpu_5fstate_5fsize_58',['MPU_STATE_SIZE',['../group__os__config.html#ga65416dcf67532764d2adb4fe3f4e994e',1,'kernel.h']]],
  ['mpu_5fstore_59',['mpu_store',['../group__arch__arm__mpu.html#ga1ab0c2d1c21ad4cfa85d6cddd79bc8eb',1,'mpu.c']]],
  ['mutex_5fdestroy_60',['mutex_destroy',['../group__api__mutex.html#gac787843daa42238e05f5904de1197b07',1,'mutex.h']]],
  ['mutex_5finit_61',['mutex_init',['../group__api__mutex.html#ga53eed2a9b2bb211075216b34b2647411',1,'mutex.h']]],
  ['mutex_5finitialized_62',['MUTEX_INITIALIZED',['../group__api__mutex.html#ga9ced08d188cd7d7d81d65431fa634f38',1,'mutex.h']]],
  ['mutex_5flock_63',['mutex_lock',['../group__api__mutex.html#gad7aa73f20ff86216a2707070804428f8',1,'mutex.h']]],
  ['mutex_5ft_64',['mutex_t',['../group__api__mutex.html#ga8ba4f839ed699df533c1d638bcee7684',1,'mutex.h']]],
  ['mutex_5ftrylock_65',['mutex_trylock',['../group__api__mutex.html#gaf7726276e55f0ba4e3c307b9e45b7d37',1,'mutex.h']]],
  ['mutex_5funlock_66',['mutex_unlock',['../group__api__mutex.html#ga89f2ee1da6185f2f38933da191db136e',1,'mutex.h']]],
  ['mutexes_20futexes_67',['Mutexes / Futexes',['../group__api__mutex.html',1,'']]]
];
