--------------------
Cycle:1 96  LW    R1, 128(R0)

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	3	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	3	-5	0	0	0	0	0	0	
160: 	4	-6	0	0	0	0	0	0	
192: 	-2	0	0	0	0	0	0	0	

--------------------
Cycle:2 100 LW    R2, 160(R0)

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	3	4	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	3	-5	0	0	0	0	0	0	
160: 	4	-6	0	0	0	0	0	0	
192: 	-2	0	0	0	0	0	0	0	

--------------------
Cycle:3 104 SW    R1, 132(R0)

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	3	4	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	3	-5	0	0	0	0	0	0	
160: 	4	-6	0	0	0	0	0	0	
192: 	3	0	0	0	0	0	0	0	

--------------------
Cycle:4 108 LW    R3, 192(R0)

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	3	4	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	3	-5	0	0	0	0	0	0	
160: 	4	-6	0	0	0	0	0	0	
192: 	3	0	0	0	0	0	0	0	

--------------------
Cycle:5 112 SW    R1, 164(R0)

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	3	4	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	3	-5	0	0	0	0	0	0	
160: 	4	-6	0	0	0	0	0	0	
192: 	3	3	0	0	0	0	0	0	

--------------------
Cycle:6 116 LW    R4, 196(R0)

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	3	4	3	3	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	3	-5	0	0	0	0	0	0	
160: 	4	-6	0	0	0	0	0	0	
192: 	3	3	0	0	0	0	0	0	

--------------------
Cycle:7 120 BLTZ  R4, #262132

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	3	4	3	3	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	3	-5	0	0	0	0	0	0	
160: 	4	-6	0	0	0	0	0	0	
192: 	3	3	0	0	0	0	0	0	

--------------------
Cycle:8 124 BREAK 

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	3	4	3	3	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	3	-5	0	0	0	0	0	0	
160: 	4	-6	0	0	0	0	0	0	
192: 	3	3	0	0	0	0	0	0	

