0.6
2019.1
May 24 2019
15:06:07
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1533660504,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/CONFREG/confreg.v,1557749968,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/cp0_reg.v,,confreg,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/cp0_reg.v,1609929444,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ctrl.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,cp0_reg,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ctrl.v,1609930535,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/div.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,ctrl,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,1609910617,verilog,,,,,,,,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/div.v,1609440913,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ex.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,div,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ex.v,1609936320,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ex_mem.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,ex,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ex_mem.v,1609912221,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/hilo_reg.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,ex_mem,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/hilo_reg.v,1609929295,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/id.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,hilo_reg,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/id.v,1609933828,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/id_ex.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,id,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/id_ex.v,1609819679,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/if_id.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,id_ex,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/if_id.v,1609786828,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/mem.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,if_id,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/mem.v,1609912447,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/mem_wb.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,mem,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/mem_wb.v,1609818002,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/mmu.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,mem_wb,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/mmu.v,1609732182,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/openmips.v,,mmu,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/openmips.v,1609930529,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/pc_reg.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,openmips,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/pc_reg.v,1609778052,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/regfile.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,pc_reg,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/regfile.v,1609929430,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/soc_lite_top.v,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v,regfile,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/soc_lite_top.v,1609754372,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/testbench/mycpu_tb.v,,soc_lite_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1609664984,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1609664983,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1609664990,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1609934590,verilog,,D:/practice_code/subject/hardware_design/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,,inst_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/practice_code/subject/hardware_design/soc_sram_func/testbench/mycpu_tb.v,1609663942,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
