
220428Temp_Hum.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003be0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08003cec  08003cec  00013cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003de8  08003de8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003de8  08003de8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003de8  08003de8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003de8  08003de8  00013de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003dec  08003dec  00013dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003df0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000070  08003e60  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08003e60  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b718  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d38  00000000  00000000  0002b7b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d78  00000000  00000000  0002d4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb0  00000000  00000000  0002e268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e78  00000000  00000000  0002ef18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d8ad  00000000  00000000  00047d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009084e  00000000  00000000  0005563d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5e8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000403c  00000000  00000000  000e5edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003cd4 	.word	0x08003cd4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003cd4 	.word	0x08003cd4

0800014c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000154:	1d39      	adds	r1, r7, #4
 8000156:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800015a:	2201      	movs	r2, #1
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <__io_putchar+0x20>)
 800015e:	f002 fc12 	bl	8002986 <HAL_UART_Transmit>

  return ch;
 8000162:	687b      	ldr	r3, [r7, #4]
}
 8000164:	4618      	mov	r0, r3
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}
 800016c:	20000104 	.word	0x20000104

08000170 <us_delay>:

void us_delay(uint16_t delay)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 800017a:	4b08      	ldr	r3, [pc, #32]	; (800019c <us_delay+0x2c>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	2200      	movs	r2, #0
 8000180:	625a      	str	r2, [r3, #36]	; 0x24
	while((__HAL_TIM_GET_COUNTER(&htim2)) < delay);
 8000182:	bf00      	nop
 8000184:	4b05      	ldr	r3, [pc, #20]	; (800019c <us_delay+0x2c>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800018a:	88fb      	ldrh	r3, [r7, #6]
 800018c:	429a      	cmp	r2, r3
 800018e:	d3f9      	bcc.n	8000184 <us_delay+0x14>
}
 8000190:	bf00      	nop
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	200000bc 	.word	0x200000bc

080001a0 <Set_Pin_Output>:

uint8_t RH_integral, RH_decimal, T_integral, T_decimal;
uint8_t CheckSUM, Presence = 0;

void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b083      	sub	sp, #12
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
 80001a8:	460b      	mov	r3, r1
 80001aa:	807b      	strh	r3, [r7, #2]
//	GPIO_InitTypeDef GPIO_InitStruct = {0};
//	GPIO_InitStruct.Pin = GPIO_Pin;
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
	GPIOA->CRL |= (1<< 3| 1<<1 | 1<< 0);
 80001ac:	4b08      	ldr	r3, [pc, #32]	; (80001d0 <Set_Pin_Output+0x30>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4a07      	ldr	r2, [pc, #28]	; (80001d0 <Set_Pin_Output+0x30>)
 80001b2:	f043 030b 	orr.w	r3, r3, #11
 80001b6:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~(1<<2);
 80001b8:	4b05      	ldr	r3, [pc, #20]	; (80001d0 <Set_Pin_Output+0x30>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	4a04      	ldr	r2, [pc, #16]	; (80001d0 <Set_Pin_Output+0x30>)
 80001be:	f023 0304 	bic.w	r3, r3, #4
 80001c2:	6013      	str	r3, [r2, #0]
}
 80001c4:	bf00      	nop
 80001c6:	370c      	adds	r7, #12
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bc80      	pop	{r7}
 80001cc:	4770      	bx	lr
 80001ce:	bf00      	nop
 80001d0:	40010800 	.word	0x40010800

080001d4 <Set_Pin_Input>:

void Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
 80001dc:	460b      	mov	r3, r1
 80001de:	807b      	strh	r3, [r7, #2]
//	GPIO_InitTypeDef GPIO_InitStruct = {0};
//	GPIO_InitStruct.Pin = GPIO_Pin;
//	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
//	GPIO_InitStruct.Pull = GPIO_PULLUP;
//	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
	GPIOA->CRL &= ~(1<<2 |1<<1 | 1<<0 );
 80001e0:	4b08      	ldr	r3, [pc, #32]	; (8000204 <Set_Pin_Input+0x30>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	4a07      	ldr	r2, [pc, #28]	; (8000204 <Set_Pin_Input+0x30>)
 80001e6:	f023 0307 	bic.w	r3, r3, #7
 80001ea:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 1<<3;
 80001ec:	4b05      	ldr	r3, [pc, #20]	; (8000204 <Set_Pin_Input+0x30>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a04      	ldr	r2, [pc, #16]	; (8000204 <Set_Pin_Input+0x30>)
 80001f2:	f043 0308 	orr.w	r3, r3, #8
 80001f6:	6013      	str	r3, [r2, #0]
}
 80001f8:	bf00      	nop
 80001fa:	370c      	adds	r7, #12
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bc80      	pop	{r7}
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	40010800 	.word	0x40010800

08000208 <DHT11_Start>:

void DHT11_Start (void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
	Set_Pin_Output (GPIOA, GPIO_PIN_0);  // set the pin as output
 800020c:	2101      	movs	r1, #1
 800020e:	480c      	ldr	r0, [pc, #48]	; (8000240 <DHT11_Start+0x38>)
 8000210:	f7ff ffc6 	bl	80001a0 <Set_Pin_Output>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);   // pull the pin low
 8000214:	2200      	movs	r2, #0
 8000216:	2101      	movs	r1, #1
 8000218:	4809      	ldr	r0, [pc, #36]	; (8000240 <DHT11_Start+0x38>)
 800021a:	f001 f9ae 	bl	800157a <HAL_GPIO_WritePin>
	HAL_Delay (18);   // wait for 18ms
 800021e:	2012      	movs	r0, #18
 8000220:	f000 fccc 	bl	8000bbc <HAL_Delay>
    HAL_GPIO_WritePin (GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   // pull the pin high
 8000224:	2201      	movs	r2, #1
 8000226:	2101      	movs	r1, #1
 8000228:	4805      	ldr	r0, [pc, #20]	; (8000240 <DHT11_Start+0x38>)
 800022a:	f001 f9a6 	bl	800157a <HAL_GPIO_WritePin>
	us_delay (20);   // wait for 20us
 800022e:	2014      	movs	r0, #20
 8000230:	f7ff ff9e 	bl	8000170 <us_delay>
	Set_Pin_Input(GPIOA, GPIO_PIN_0);    // set as input
 8000234:	2101      	movs	r1, #1
 8000236:	4802      	ldr	r0, [pc, #8]	; (8000240 <DHT11_Start+0x38>)
 8000238:	f7ff ffcc 	bl	80001d4 <Set_Pin_Input>
}
 800023c:	bf00      	nop
 800023e:	bd80      	pop	{r7, pc}
 8000240:	40010800 	.word	0x40010800

08000244 <DHT11_Check_Response>:

uint8_t DHT11_Check_Response (void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800024a:	2300      	movs	r3, #0
 800024c:	71fb      	strb	r3, [r7, #7]
	us_delay (40);
 800024e:	2028      	movs	r0, #40	; 0x28
 8000250:	f7ff ff8e 	bl	8000170 <us_delay>
	if (!(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_0)))
 8000254:	2101      	movs	r1, #1
 8000256:	4811      	ldr	r0, [pc, #68]	; (800029c <DHT11_Check_Response+0x58>)
 8000258:	f001 f978 	bl	800154c <HAL_GPIO_ReadPin>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d10e      	bne.n	8000280 <DHT11_Check_Response+0x3c>
	{
		us_delay (80);
 8000262:	2050      	movs	r0, #80	; 0x50
 8000264:	f7ff ff84 	bl	8000170 <us_delay>
		if ((HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_0))) Response = 1;
 8000268:	2101      	movs	r1, #1
 800026a:	480c      	ldr	r0, [pc, #48]	; (800029c <DHT11_Check_Response+0x58>)
 800026c:	f001 f96e 	bl	800154c <HAL_GPIO_ReadPin>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d002      	beq.n	800027c <DHT11_Check_Response+0x38>
 8000276:	2301      	movs	r3, #1
 8000278:	71fb      	strb	r3, [r7, #7]
 800027a:	e001      	b.n	8000280 <DHT11_Check_Response+0x3c>
		else Response = -1; // 255
 800027c:	23ff      	movs	r3, #255	; 0xff
 800027e:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_0)));   // wait for the pin to go low
 8000280:	bf00      	nop
 8000282:	2101      	movs	r1, #1
 8000284:	4805      	ldr	r0, [pc, #20]	; (800029c <DHT11_Check_Response+0x58>)
 8000286:	f001 f961 	bl	800154c <HAL_GPIO_ReadPin>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	d1f8      	bne.n	8000282 <DHT11_Check_Response+0x3e>

	return Response;
 8000290:	79fb      	ldrb	r3, [r7, #7]
}
 8000292:	4618      	mov	r0, r3
 8000294:	3708      	adds	r7, #8
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	40010800 	.word	0x40010800

080002a0 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
	uint8_t data;
	for (uint8_t i=0;i<8;i++)
 80002a6:	2300      	movs	r3, #0
 80002a8:	71bb      	strb	r3, [r7, #6]
 80002aa:	e025      	b.n	80002f8 <DHT11_Read+0x58>
	{
		while (!(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_0)));   // wait for the pin to go high
 80002ac:	bf00      	nop
 80002ae:	2101      	movs	r1, #1
 80002b0:	4815      	ldr	r0, [pc, #84]	; (8000308 <DHT11_Read+0x68>)
 80002b2:	f001 f94b 	bl	800154c <HAL_GPIO_ReadPin>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d0f8      	beq.n	80002ae <DHT11_Read+0xe>
		us_delay (40);   // wait for 40 us
 80002bc:	2028      	movs	r0, #40	; 0x28
 80002be:	f7ff ff57 	bl	8000170 <us_delay>
		if (!(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_0)))   // if the pin is low
 80002c2:	2101      	movs	r1, #1
 80002c4:	4810      	ldr	r0, [pc, #64]	; (8000308 <DHT11_Read+0x68>)
 80002c6:	f001 f941 	bl	800154c <HAL_GPIO_ReadPin>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d103      	bne.n	80002d8 <DHT11_Read+0x38>
		{
			data = (data << 1);   // write 0
 80002d0:	79fb      	ldrb	r3, [r7, #7]
 80002d2:	005b      	lsls	r3, r3, #1
 80002d4:	71fb      	strb	r3, [r7, #7]
 80002d6:	e004      	b.n	80002e2 <DHT11_Read+0x42>
		}
		else data = (data<<1) + 1;  // if the pin is high, write 1
 80002d8:	79fb      	ldrb	r3, [r7, #7]
 80002da:	005b      	lsls	r3, r3, #1
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	3301      	adds	r3, #1
 80002e0:	71fb      	strb	r3, [r7, #7]

		while ((HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_0)));  // wait for the pin to go low
 80002e2:	bf00      	nop
 80002e4:	2101      	movs	r1, #1
 80002e6:	4808      	ldr	r0, [pc, #32]	; (8000308 <DHT11_Read+0x68>)
 80002e8:	f001 f930 	bl	800154c <HAL_GPIO_ReadPin>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d1f8      	bne.n	80002e4 <DHT11_Read+0x44>
	for (uint8_t i=0;i<8;i++)
 80002f2:	79bb      	ldrb	r3, [r7, #6]
 80002f4:	3301      	adds	r3, #1
 80002f6:	71bb      	strb	r3, [r7, #6]
 80002f8:	79bb      	ldrb	r3, [r7, #6]
 80002fa:	2b07      	cmp	r3, #7
 80002fc:	d9d6      	bls.n	80002ac <DHT11_Read+0xc>
	}
	return data;
 80002fe:	79fb      	ldrb	r3, [r7, #7]
}
 8000300:	4618      	mov	r0, r3
 8000302:	3708      	adds	r7, #8
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}
 8000308:	40010800 	.word	0x40010800

0800030c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000310:	f000 fbf2 	bl	8000af8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000314:	f000 f86a 	bl	80003ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000318:	f000 f998 	bl	800064c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800031c:	f000 f96c 	bl	80005f8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000320:	f000 f8fa 	bl	8000518 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000324:	f000 f8ba 	bl	800049c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8000328:	4827      	ldr	r0, [pc, #156]	; (80003c8 <main+0xbc>)
 800032a:	f001 fe81 	bl	8002030 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  DHT11_Start();
 800032e:	f7ff ff6b 	bl	8000208 <DHT11_Start>
	  DHT11_Check_Response();
 8000332:	f7ff ff87 	bl	8000244 <DHT11_Check_Response>

	  RH_integral = DHT11_Read ();
 8000336:	f7ff ffb3 	bl	80002a0 <DHT11_Read>
 800033a:	4603      	mov	r3, r0
 800033c:	461a      	mov	r2, r3
 800033e:	4b23      	ldr	r3, [pc, #140]	; (80003cc <main+0xc0>)
 8000340:	701a      	strb	r2, [r3, #0]
	  RH_decimal = DHT11_Read ();
 8000342:	f7ff ffad 	bl	80002a0 <DHT11_Read>
 8000346:	4603      	mov	r3, r0
 8000348:	461a      	mov	r2, r3
 800034a:	4b21      	ldr	r3, [pc, #132]	; (80003d0 <main+0xc4>)
 800034c:	701a      	strb	r2, [r3, #0]
	  T_integral = DHT11_Read ();
 800034e:	f7ff ffa7 	bl	80002a0 <DHT11_Read>
 8000352:	4603      	mov	r3, r0
 8000354:	461a      	mov	r2, r3
 8000356:	4b1f      	ldr	r3, [pc, #124]	; (80003d4 <main+0xc8>)
 8000358:	701a      	strb	r2, [r3, #0]
	  T_decimal = DHT11_Read ();
 800035a:	f7ff ffa1 	bl	80002a0 <DHT11_Read>
 800035e:	4603      	mov	r3, r0
 8000360:	461a      	mov	r2, r3
 8000362:	4b1d      	ldr	r3, [pc, #116]	; (80003d8 <main+0xcc>)
 8000364:	701a      	strb	r2, [r3, #0]
	  CheckSUM = DHT11_Read();
 8000366:	f7ff ff9b 	bl	80002a0 <DHT11_Read>
 800036a:	4603      	mov	r3, r0
 800036c:	461a      	mov	r2, r3
 800036e:	4b1b      	ldr	r3, [pc, #108]	; (80003dc <main+0xd0>)
 8000370:	701a      	strb	r2, [r3, #0]

	  if ((RH_integral + RH_decimal + T_integral + T_decimal) == CheckSUM)
 8000372:	4b16      	ldr	r3, [pc, #88]	; (80003cc <main+0xc0>)
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	461a      	mov	r2, r3
 8000378:	4b15      	ldr	r3, [pc, #84]	; (80003d0 <main+0xc4>)
 800037a:	781b      	ldrb	r3, [r3, #0]
 800037c:	4413      	add	r3, r2
 800037e:	4a15      	ldr	r2, [pc, #84]	; (80003d4 <main+0xc8>)
 8000380:	7812      	ldrb	r2, [r2, #0]
 8000382:	4413      	add	r3, r2
 8000384:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <main+0xcc>)
 8000386:	7812      	ldrb	r2, [r2, #0]
 8000388:	4413      	add	r3, r2
 800038a:	4a14      	ldr	r2, [pc, #80]	; (80003dc <main+0xd0>)
 800038c:	7812      	ldrb	r2, [r2, #0]
 800038e:	4293      	cmp	r3, r2
 8000390:	d112      	bne.n	80003b8 <main+0xac>
	  {
		  printf("Temperature: %d.%d 'C\n", T_integral, T_decimal);
 8000392:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <main+0xc8>)
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	4619      	mov	r1, r3
 8000398:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <main+0xcc>)
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	461a      	mov	r2, r3
 800039e:	4810      	ldr	r0, [pc, #64]	; (80003e0 <main+0xd4>)
 80003a0:	f002 fc8e 	bl	8002cc0 <iprintf>
		  printf("Humidity:    %d.%d %%\n", RH_integral, RH_decimal);
 80003a4:	4b09      	ldr	r3, [pc, #36]	; (80003cc <main+0xc0>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	4619      	mov	r1, r3
 80003aa:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <main+0xc4>)
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	461a      	mov	r2, r3
 80003b0:	480c      	ldr	r0, [pc, #48]	; (80003e4 <main+0xd8>)
 80003b2:	f002 fc85 	bl	8002cc0 <iprintf>
 80003b6:	e002      	b.n	80003be <main+0xb2>
	  }
	  else
	  {
		  printf("DHT11 Error\n");
 80003b8:	480b      	ldr	r0, [pc, #44]	; (80003e8 <main+0xdc>)
 80003ba:	f002 fd07 	bl	8002dcc <puts>
	  }

	  HAL_Delay(1000);
 80003be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003c2:	f000 fbfb 	bl	8000bbc <HAL_Delay>
	  DHT11_Start();
 80003c6:	e7b2      	b.n	800032e <main+0x22>
 80003c8:	200000bc 	.word	0x200000bc
 80003cc:	20000148 	.word	0x20000148
 80003d0:	20000149 	.word	0x20000149
 80003d4:	2000014a 	.word	0x2000014a
 80003d8:	2000014b 	.word	0x2000014b
 80003dc:	2000014c 	.word	0x2000014c
 80003e0:	08003cec 	.word	0x08003cec
 80003e4:	08003d04 	.word	0x08003d04
 80003e8:	08003d1c 	.word	0x08003d1c

080003ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b094      	sub	sp, #80	; 0x50
 80003f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003f6:	2228      	movs	r2, #40	; 0x28
 80003f8:	2100      	movs	r1, #0
 80003fa:	4618      	mov	r0, r3
 80003fc:	f002 fc58 	bl	8002cb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000400:	f107 0314 	add.w	r3, r7, #20
 8000404:	2200      	movs	r2, #0
 8000406:	601a      	str	r2, [r3, #0]
 8000408:	605a      	str	r2, [r3, #4]
 800040a:	609a      	str	r2, [r3, #8]
 800040c:	60da      	str	r2, [r3, #12]
 800040e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000410:	1d3b      	adds	r3, r7, #4
 8000412:	2200      	movs	r2, #0
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	605a      	str	r2, [r3, #4]
 8000418:	609a      	str	r2, [r3, #8]
 800041a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800041c:	2302      	movs	r3, #2
 800041e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000420:	2301      	movs	r3, #1
 8000422:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000424:	2310      	movs	r3, #16
 8000426:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000428:	2302      	movs	r3, #2
 800042a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800042c:	2300      	movs	r3, #0
 800042e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000430:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000434:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000436:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800043a:	4618      	mov	r0, r3
 800043c:	f001 f8d8 	bl	80015f0 <HAL_RCC_OscConfig>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000446:	f000 f96f 	bl	8000728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800044a:	230f      	movs	r3, #15
 800044c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800044e:	2302      	movs	r3, #2
 8000450:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000452:	2300      	movs	r3, #0
 8000454:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000456:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800045a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800045c:	2300      	movs	r3, #0
 800045e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000460:	f107 0314 	add.w	r3, r7, #20
 8000464:	2102      	movs	r1, #2
 8000466:	4618      	mov	r0, r3
 8000468:	f001 fb44 	bl	8001af4 <HAL_RCC_ClockConfig>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000472:	f000 f959 	bl	8000728 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000476:	2302      	movs	r3, #2
 8000478:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800047a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800047e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	4618      	mov	r0, r3
 8000484:	f001 fcce 	bl	8001e24 <HAL_RCCEx_PeriphCLKConfig>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d001      	beq.n	8000492 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800048e:	f000 f94b 	bl	8000728 <Error_Handler>
  }
}
 8000492:	bf00      	nop
 8000494:	3750      	adds	r7, #80	; 0x50
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
	...

0800049c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	2200      	movs	r2, #0
 80004a6:	601a      	str	r2, [r3, #0]
 80004a8:	605a      	str	r2, [r3, #4]
 80004aa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80004ac:	4b18      	ldr	r3, [pc, #96]	; (8000510 <MX_ADC1_Init+0x74>)
 80004ae:	4a19      	ldr	r2, [pc, #100]	; (8000514 <MX_ADC1_Init+0x78>)
 80004b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004b2:	4b17      	ldr	r3, [pc, #92]	; (8000510 <MX_ADC1_Init+0x74>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80004b8:	4b15      	ldr	r3, [pc, #84]	; (8000510 <MX_ADC1_Init+0x74>)
 80004ba:	2201      	movs	r2, #1
 80004bc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004be:	4b14      	ldr	r3, [pc, #80]	; (8000510 <MX_ADC1_Init+0x74>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004c4:	4b12      	ldr	r3, [pc, #72]	; (8000510 <MX_ADC1_Init+0x74>)
 80004c6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80004ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004cc:	4b10      	ldr	r3, [pc, #64]	; (8000510 <MX_ADC1_Init+0x74>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80004d2:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <MX_ADC1_Init+0x74>)
 80004d4:	2201      	movs	r2, #1
 80004d6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004d8:	480d      	ldr	r0, [pc, #52]	; (8000510 <MX_ADC1_Init+0x74>)
 80004da:	f000 fb93 	bl	8000c04 <HAL_ADC_Init>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d001      	beq.n	80004e8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80004e4:	f000 f920 	bl	8000728 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80004e8:	2300      	movs	r3, #0
 80004ea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004ec:	2301      	movs	r3, #1
 80004ee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004f0:	2300      	movs	r3, #0
 80004f2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004f4:	1d3b      	adds	r3, r7, #4
 80004f6:	4619      	mov	r1, r3
 80004f8:	4805      	ldr	r0, [pc, #20]	; (8000510 <MX_ADC1_Init+0x74>)
 80004fa:	f000 fc5b 	bl	8000db4 <HAL_ADC_ConfigChannel>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000504:	f000 f910 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000508:	bf00      	nop
 800050a:	3710      	adds	r7, #16
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	2000008c 	.word	0x2000008c
 8000514:	40012400 	.word	0x40012400

08000518 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08a      	sub	sp, #40	; 0x28
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800051e:	f107 0318 	add.w	r3, r7, #24
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
 800052a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800052c:	f107 0310 	add.w	r3, r7, #16
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
 8000534:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000536:	463b      	mov	r3, r7
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000542:	4b2c      	ldr	r3, [pc, #176]	; (80005f4 <MX_TIM2_Init+0xdc>)
 8000544:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000548:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 800054a:	4b2a      	ldr	r3, [pc, #168]	; (80005f4 <MX_TIM2_Init+0xdc>)
 800054c:	223f      	movs	r2, #63	; 0x3f
 800054e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000550:	4b28      	ldr	r3, [pc, #160]	; (80005f4 <MX_TIM2_Init+0xdc>)
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000556:	4b27      	ldr	r3, [pc, #156]	; (80005f4 <MX_TIM2_Init+0xdc>)
 8000558:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800055c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800055e:	4b25      	ldr	r3, [pc, #148]	; (80005f4 <MX_TIM2_Init+0xdc>)
 8000560:	2200      	movs	r2, #0
 8000562:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000564:	4b23      	ldr	r3, [pc, #140]	; (80005f4 <MX_TIM2_Init+0xdc>)
 8000566:	2200      	movs	r2, #0
 8000568:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800056a:	4822      	ldr	r0, [pc, #136]	; (80005f4 <MX_TIM2_Init+0xdc>)
 800056c:	f001 fd10 	bl	8001f90 <HAL_TIM_Base_Init>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8000576:	f000 f8d7 	bl	8000728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800057a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800057e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000580:	f107 0318 	add.w	r3, r7, #24
 8000584:	4619      	mov	r1, r3
 8000586:	481b      	ldr	r0, [pc, #108]	; (80005f4 <MX_TIM2_Init+0xdc>)
 8000588:	f001 fe88 	bl	800229c <HAL_TIM_ConfigClockSource>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000592:	f000 f8c9 	bl	8000728 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000596:	4817      	ldr	r0, [pc, #92]	; (80005f4 <MX_TIM2_Init+0xdc>)
 8000598:	f001 fd94 	bl	80020c4 <HAL_TIM_IC_Init>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80005a2:	f000 f8c1 	bl	8000728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005a6:	2300      	movs	r3, #0
 80005a8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005aa:	2300      	movs	r3, #0
 80005ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005ae:	f107 0310 	add.w	r3, r7, #16
 80005b2:	4619      	mov	r1, r3
 80005b4:	480f      	ldr	r0, [pc, #60]	; (80005f4 <MX_TIM2_Init+0xdc>)
 80005b6:	f002 f93b 	bl	8002830 <HAL_TIMEx_MasterConfigSynchronization>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80005c0:	f000 f8b2 	bl	8000728 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80005c4:	2302      	movs	r3, #2
 80005c6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80005c8:	2301      	movs	r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80005cc:	2300      	movs	r3, #0
 80005ce:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80005d4:	463b      	mov	r3, r7
 80005d6:	2204      	movs	r2, #4
 80005d8:	4619      	mov	r1, r3
 80005da:	4806      	ldr	r0, [pc, #24]	; (80005f4 <MX_TIM2_Init+0xdc>)
 80005dc:	f001 fdca 	bl	8002174 <HAL_TIM_IC_ConfigChannel>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80005e6:	f000 f89f 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005ea:	bf00      	nop
 80005ec:	3728      	adds	r7, #40	; 0x28
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	200000bc 	.word	0x200000bc

080005f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 80005fe:	4a12      	ldr	r2, [pc, #72]	; (8000648 <MX_USART2_UART_Init+0x50>)
 8000600:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000602:	4b10      	ldr	r3, [pc, #64]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 8000604:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000608:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800060a:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 8000612:	2200      	movs	r2, #0
 8000614:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000616:	4b0b      	ldr	r3, [pc, #44]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800061c:	4b09      	ldr	r3, [pc, #36]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 800061e:	220c      	movs	r2, #12
 8000620:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000622:	4b08      	ldr	r3, [pc, #32]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 8000624:	2200      	movs	r2, #0
 8000626:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 800062a:	2200      	movs	r2, #0
 800062c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800062e:	4805      	ldr	r0, [pc, #20]	; (8000644 <MX_USART2_UART_Init+0x4c>)
 8000630:	f002 f95c 	bl	80028ec <HAL_UART_Init>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800063a:	f000 f875 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000104 	.word	0x20000104
 8000648:	40004400 	.word	0x40004400

0800064c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b088      	sub	sp, #32
 8000650:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000652:	f107 0310 	add.w	r3, r7, #16
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	605a      	str	r2, [r3, #4]
 800065c:	609a      	str	r2, [r3, #8]
 800065e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000660:	4b2d      	ldr	r3, [pc, #180]	; (8000718 <MX_GPIO_Init+0xcc>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	4a2c      	ldr	r2, [pc, #176]	; (8000718 <MX_GPIO_Init+0xcc>)
 8000666:	f043 0310 	orr.w	r3, r3, #16
 800066a:	6193      	str	r3, [r2, #24]
 800066c:	4b2a      	ldr	r3, [pc, #168]	; (8000718 <MX_GPIO_Init+0xcc>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	f003 0310 	and.w	r3, r3, #16
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000678:	4b27      	ldr	r3, [pc, #156]	; (8000718 <MX_GPIO_Init+0xcc>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	4a26      	ldr	r2, [pc, #152]	; (8000718 <MX_GPIO_Init+0xcc>)
 800067e:	f043 0320 	orr.w	r3, r3, #32
 8000682:	6193      	str	r3, [r2, #24]
 8000684:	4b24      	ldr	r3, [pc, #144]	; (8000718 <MX_GPIO_Init+0xcc>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	f003 0320 	and.w	r3, r3, #32
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000690:	4b21      	ldr	r3, [pc, #132]	; (8000718 <MX_GPIO_Init+0xcc>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	4a20      	ldr	r2, [pc, #128]	; (8000718 <MX_GPIO_Init+0xcc>)
 8000696:	f043 0304 	orr.w	r3, r3, #4
 800069a:	6193      	str	r3, [r2, #24]
 800069c:	4b1e      	ldr	r3, [pc, #120]	; (8000718 <MX_GPIO_Init+0xcc>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f003 0304 	and.w	r3, r3, #4
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a8:	4b1b      	ldr	r3, [pc, #108]	; (8000718 <MX_GPIO_Init+0xcc>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	4a1a      	ldr	r2, [pc, #104]	; (8000718 <MX_GPIO_Init+0xcc>)
 80006ae:	f043 0308 	orr.w	r3, r3, #8
 80006b2:	6193      	str	r3, [r2, #24]
 80006b4:	4b18      	ldr	r3, [pc, #96]	; (8000718 <MX_GPIO_Init+0xcc>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	f003 0308 	and.w	r3, r3, #8
 80006bc:	603b      	str	r3, [r7, #0]
 80006be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2120      	movs	r1, #32
 80006c4:	4815      	ldr	r0, [pc, #84]	; (800071c <MX_GPIO_Init+0xd0>)
 80006c6:	f000 ff58 	bl	800157a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006d0:	4b13      	ldr	r3, [pc, #76]	; (8000720 <MX_GPIO_Init+0xd4>)
 80006d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006d8:	f107 0310 	add.w	r3, r7, #16
 80006dc:	4619      	mov	r1, r3
 80006de:	4811      	ldr	r0, [pc, #68]	; (8000724 <MX_GPIO_Init+0xd8>)
 80006e0:	f000 fdb0 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006e4:	2320      	movs	r3, #32
 80006e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e8:	2301      	movs	r3, #1
 80006ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f0:	2302      	movs	r3, #2
 80006f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006f4:	f107 0310 	add.w	r3, r7, #16
 80006f8:	4619      	mov	r1, r3
 80006fa:	4808      	ldr	r0, [pc, #32]	; (800071c <MX_GPIO_Init+0xd0>)
 80006fc:	f000 fda2 	bl	8001244 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	2100      	movs	r1, #0
 8000704:	2028      	movs	r0, #40	; 0x28
 8000706:	f000 fd66 	bl	80011d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800070a:	2028      	movs	r0, #40	; 0x28
 800070c:	f000 fd7f 	bl	800120e <HAL_NVIC_EnableIRQ>

}
 8000710:	bf00      	nop
 8000712:	3720      	adds	r7, #32
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40021000 	.word	0x40021000
 800071c:	40010800 	.word	0x40010800
 8000720:	10110000 	.word	0x10110000
 8000724:	40011000 	.word	0x40011000

08000728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072c:	b672      	cpsid	i
}
 800072e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000730:	e7fe      	b.n	8000730 <Error_Handler+0x8>
	...

08000734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000734:	b480      	push	{r7}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800073a:	4b15      	ldr	r3, [pc, #84]	; (8000790 <HAL_MspInit+0x5c>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	4a14      	ldr	r2, [pc, #80]	; (8000790 <HAL_MspInit+0x5c>)
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	6193      	str	r3, [r2, #24]
 8000746:	4b12      	ldr	r3, [pc, #72]	; (8000790 <HAL_MspInit+0x5c>)
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000752:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <HAL_MspInit+0x5c>)
 8000754:	69db      	ldr	r3, [r3, #28]
 8000756:	4a0e      	ldr	r2, [pc, #56]	; (8000790 <HAL_MspInit+0x5c>)
 8000758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800075c:	61d3      	str	r3, [r2, #28]
 800075e:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <HAL_MspInit+0x5c>)
 8000760:	69db      	ldr	r3, [r3, #28]
 8000762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <HAL_MspInit+0x60>)
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	4a04      	ldr	r2, [pc, #16]	; (8000794 <HAL_MspInit+0x60>)
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000786:	bf00      	nop
 8000788:	3714      	adds	r7, #20
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	40021000 	.word	0x40021000
 8000794:	40010000 	.word	0x40010000

08000798 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b088      	sub	sp, #32
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a0:	f107 0310 	add.w	r3, r7, #16
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4a14      	ldr	r2, [pc, #80]	; (8000804 <HAL_ADC_MspInit+0x6c>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d121      	bne.n	80007fc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007b8:	4b13      	ldr	r3, [pc, #76]	; (8000808 <HAL_ADC_MspInit+0x70>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	4a12      	ldr	r2, [pc, #72]	; (8000808 <HAL_ADC_MspInit+0x70>)
 80007be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007c2:	6193      	str	r3, [r2, #24]
 80007c4:	4b10      	ldr	r3, [pc, #64]	; (8000808 <HAL_ADC_MspInit+0x70>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d0:	4b0d      	ldr	r3, [pc, #52]	; (8000808 <HAL_ADC_MspInit+0x70>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	4a0c      	ldr	r2, [pc, #48]	; (8000808 <HAL_ADC_MspInit+0x70>)
 80007d6:	f043 0304 	orr.w	r3, r3, #4
 80007da:	6193      	str	r3, [r2, #24]
 80007dc:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <HAL_ADC_MspInit+0x70>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	f003 0304 	and.w	r3, r3, #4
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007e8:	2301      	movs	r3, #1
 80007ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ec:	2303      	movs	r3, #3
 80007ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f0:	f107 0310 	add.w	r3, r7, #16
 80007f4:	4619      	mov	r1, r3
 80007f6:	4805      	ldr	r0, [pc, #20]	; (800080c <HAL_ADC_MspInit+0x74>)
 80007f8:	f000 fd24 	bl	8001244 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80007fc:	bf00      	nop
 80007fe:	3720      	adds	r7, #32
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40012400 	.word	0x40012400
 8000808:	40021000 	.word	0x40021000
 800080c:	40010800 	.word	0x40010800

08000810 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b088      	sub	sp, #32
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800082e:	d123      	bne.n	8000878 <HAL_TIM_Base_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000830:	4b13      	ldr	r3, [pc, #76]	; (8000880 <HAL_TIM_Base_MspInit+0x70>)
 8000832:	69db      	ldr	r3, [r3, #28]
 8000834:	4a12      	ldr	r2, [pc, #72]	; (8000880 <HAL_TIM_Base_MspInit+0x70>)
 8000836:	f043 0301 	orr.w	r3, r3, #1
 800083a:	61d3      	str	r3, [r2, #28]
 800083c:	4b10      	ldr	r3, [pc, #64]	; (8000880 <HAL_TIM_Base_MspInit+0x70>)
 800083e:	69db      	ldr	r3, [r3, #28]
 8000840:	f003 0301 	and.w	r3, r3, #1
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000848:	4b0d      	ldr	r3, [pc, #52]	; (8000880 <HAL_TIM_Base_MspInit+0x70>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	4a0c      	ldr	r2, [pc, #48]	; (8000880 <HAL_TIM_Base_MspInit+0x70>)
 800084e:	f043 0304 	orr.w	r3, r3, #4
 8000852:	6193      	str	r3, [r2, #24]
 8000854:	4b0a      	ldr	r3, [pc, #40]	; (8000880 <HAL_TIM_Base_MspInit+0x70>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	f003 0304 	and.w	r3, r3, #4
 800085c:	60bb      	str	r3, [r7, #8]
 800085e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000860:	2302      	movs	r3, #2
 8000862:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086c:	f107 0310 	add.w	r3, r7, #16
 8000870:	4619      	mov	r1, r3
 8000872:	4804      	ldr	r0, [pc, #16]	; (8000884 <HAL_TIM_Base_MspInit+0x74>)
 8000874:	f000 fce6 	bl	8001244 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000878:	bf00      	nop
 800087a:	3720      	adds	r7, #32
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40021000 	.word	0x40021000
 8000884:	40010800 	.word	0x40010800

08000888 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	f107 0310 	add.w	r3, r7, #16
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a15      	ldr	r2, [pc, #84]	; (80008f8 <HAL_UART_MspInit+0x70>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d123      	bne.n	80008f0 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008a8:	4b14      	ldr	r3, [pc, #80]	; (80008fc <HAL_UART_MspInit+0x74>)
 80008aa:	69db      	ldr	r3, [r3, #28]
 80008ac:	4a13      	ldr	r2, [pc, #76]	; (80008fc <HAL_UART_MspInit+0x74>)
 80008ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008b2:	61d3      	str	r3, [r2, #28]
 80008b4:	4b11      	ldr	r3, [pc, #68]	; (80008fc <HAL_UART_MspInit+0x74>)
 80008b6:	69db      	ldr	r3, [r3, #28]
 80008b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c0:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <HAL_UART_MspInit+0x74>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	4a0d      	ldr	r2, [pc, #52]	; (80008fc <HAL_UART_MspInit+0x74>)
 80008c6:	f043 0304 	orr.w	r3, r3, #4
 80008ca:	6193      	str	r3, [r2, #24]
 80008cc:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <HAL_UART_MspInit+0x74>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	f003 0304 	and.w	r3, r3, #4
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008d8:	230c      	movs	r3, #12
 80008da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	2302      	movs	r3, #2
 80008de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e0:	2302      	movs	r3, #2
 80008e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e4:	f107 0310 	add.w	r3, r7, #16
 80008e8:	4619      	mov	r1, r3
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <HAL_UART_MspInit+0x78>)
 80008ec:	f000 fcaa 	bl	8001244 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008f0:	bf00      	nop
 80008f2:	3720      	adds	r7, #32
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40004400 	.word	0x40004400
 80008fc:	40021000 	.word	0x40021000
 8000900:	40010800 	.word	0x40010800

08000904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000908:	e7fe      	b.n	8000908 <NMI_Handler+0x4>

0800090a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800090a:	b480      	push	{r7}
 800090c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800090e:	e7fe      	b.n	800090e <HardFault_Handler+0x4>

08000910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000914:	e7fe      	b.n	8000914 <MemManage_Handler+0x4>

08000916 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000916:	b480      	push	{r7}
 8000918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800091a:	e7fe      	b.n	800091a <BusFault_Handler+0x4>

0800091c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000920:	e7fe      	b.n	8000920 <UsageFault_Handler+0x4>

08000922 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr

0800092e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr

0800093a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr

08000946 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800094a:	f000 f91b 	bl	8000b84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}

08000952 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000956:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800095a:	f000 fe27 	bl	80015ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}

08000962 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	b086      	sub	sp, #24
 8000966:	af00      	add	r7, sp, #0
 8000968:	60f8      	str	r0, [r7, #12]
 800096a:	60b9      	str	r1, [r7, #8]
 800096c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
 8000972:	e00a      	b.n	800098a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000974:	f3af 8000 	nop.w
 8000978:	4601      	mov	r1, r0
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	1c5a      	adds	r2, r3, #1
 800097e:	60ba      	str	r2, [r7, #8]
 8000980:	b2ca      	uxtb	r2, r1
 8000982:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	3301      	adds	r3, #1
 8000988:	617b      	str	r3, [r7, #20]
 800098a:	697a      	ldr	r2, [r7, #20]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	429a      	cmp	r2, r3
 8000990:	dbf0      	blt.n	8000974 <_read+0x12>
	}

return len;
 8000992:	687b      	ldr	r3, [r7, #4]
}
 8000994:	4618      	mov	r0, r3
 8000996:	3718      	adds	r7, #24
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a8:	2300      	movs	r3, #0
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	e009      	b.n	80009c2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80009ae:	68bb      	ldr	r3, [r7, #8]
 80009b0:	1c5a      	adds	r2, r3, #1
 80009b2:	60ba      	str	r2, [r7, #8]
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f7ff fbc8 	bl	800014c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	3301      	adds	r3, #1
 80009c0:	617b      	str	r3, [r7, #20]
 80009c2:	697a      	ldr	r2, [r7, #20]
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	dbf1      	blt.n	80009ae <_write+0x12>
	}
	return len;
 80009ca:	687b      	ldr	r3, [r7, #4]
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	3718      	adds	r7, #24
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <_close>:

int _close(int file)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
	return -1;
 80009dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	370c      	adds	r7, #12
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bc80      	pop	{r7}
 80009e8:	4770      	bx	lr

080009ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b083      	sub	sp, #12
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
 80009f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009fa:	605a      	str	r2, [r3, #4]
	return 0;
 80009fc:	2300      	movs	r3, #0
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bc80      	pop	{r7}
 8000a06:	4770      	bx	lr

08000a08 <_isatty>:

int _isatty(int file)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	return 1;
 8000a10:	2301      	movs	r3, #1
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	60f8      	str	r0, [r7, #12]
 8000a24:	60b9      	str	r1, [r7, #8]
 8000a26:	607a      	str	r2, [r7, #4]
	return 0;
 8000a28:	2300      	movs	r3, #0
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3714      	adds	r7, #20
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bc80      	pop	{r7}
 8000a32:	4770      	bx	lr

08000a34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a3c:	4a14      	ldr	r2, [pc, #80]	; (8000a90 <_sbrk+0x5c>)
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <_sbrk+0x60>)
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a48:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <_sbrk+0x64>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d102      	bne.n	8000a56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a50:	4b11      	ldr	r3, [pc, #68]	; (8000a98 <_sbrk+0x64>)
 8000a52:	4a12      	ldr	r2, [pc, #72]	; (8000a9c <_sbrk+0x68>)
 8000a54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a56:	4b10      	ldr	r3, [pc, #64]	; (8000a98 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d207      	bcs.n	8000a74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a64:	f002 f8fa 	bl	8002c5c <__errno>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	220c      	movs	r2, #12
 8000a6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a72:	e009      	b.n	8000a88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a74:	4b08      	ldr	r3, [pc, #32]	; (8000a98 <_sbrk+0x64>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a7a:	4b07      	ldr	r3, [pc, #28]	; (8000a98 <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	4a05      	ldr	r2, [pc, #20]	; (8000a98 <_sbrk+0x64>)
 8000a84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a86:	68fb      	ldr	r3, [r7, #12]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	3718      	adds	r7, #24
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20005000 	.word	0x20005000
 8000a94:	00000400 	.word	0x00000400
 8000a98:	20000150 	.word	0x20000150
 8000a9c:	20000168 	.word	0x20000168

08000aa0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr

08000aac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aac:	480c      	ldr	r0, [pc, #48]	; (8000ae0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aae:	490d      	ldr	r1, [pc, #52]	; (8000ae4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	; (8000ae8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ab4:	e002      	b.n	8000abc <LoopCopyDataInit>

08000ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aba:	3304      	adds	r3, #4

08000abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac0:	d3f9      	bcc.n	8000ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ac2:	4a0a      	ldr	r2, [pc, #40]	; (8000aec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ac4:	4c0a      	ldr	r4, [pc, #40]	; (8000af0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac8:	e001      	b.n	8000ace <LoopFillZerobss>

08000aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000acc:	3204      	adds	r2, #4

08000ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad0:	d3fb      	bcc.n	8000aca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ad2:	f7ff ffe5 	bl	8000aa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ad6:	f002 f8c7 	bl	8002c68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ada:	f7ff fc17 	bl	800030c <main>
  bx lr
 8000ade:	4770      	bx	lr
  ldr r0, =_sdata
 8000ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ae8:	08003df0 	.word	0x08003df0
  ldr r2, =_sbss
 8000aec:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000af0:	20000168 	.word	0x20000168

08000af4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000af4:	e7fe      	b.n	8000af4 <ADC1_2_IRQHandler>
	...

08000af8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <HAL_Init+0x28>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a07      	ldr	r2, [pc, #28]	; (8000b20 <HAL_Init+0x28>)
 8000b02:	f043 0310 	orr.w	r3, r3, #16
 8000b06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b08:	2003      	movs	r0, #3
 8000b0a:	f000 fb59 	bl	80011c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f000 f808 	bl	8000b24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b14:	f7ff fe0e 	bl	8000734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b18:	2300      	movs	r3, #0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40022000 	.word	0x40022000

08000b24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b2c:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_InitTick+0x54>)
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <HAL_InitTick+0x58>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	4619      	mov	r1, r3
 8000b36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 fb71 	bl	800122a <HAL_SYSTICK_Config>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e00e      	b.n	8000b70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2b0f      	cmp	r3, #15
 8000b56:	d80a      	bhi.n	8000b6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	6879      	ldr	r1, [r7, #4]
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b60:	f000 fb39 	bl	80011d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b64:	4a06      	ldr	r2, [pc, #24]	; (8000b80 <HAL_InitTick+0x5c>)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	e000      	b.n	8000b70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	20000008 	.word	0x20000008
 8000b80:	20000004 	.word	0x20000004

08000b84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <HAL_IncTick+0x1c>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <HAL_IncTick+0x20>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4413      	add	r3, r2
 8000b94:	4a03      	ldr	r2, [pc, #12]	; (8000ba4 <HAL_IncTick+0x20>)
 8000b96:	6013      	str	r3, [r2, #0]
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bc80      	pop	{r7}
 8000b9e:	4770      	bx	lr
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	20000154 	.word	0x20000154

08000ba8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bac:	4b02      	ldr	r3, [pc, #8]	; (8000bb8 <HAL_GetTick+0x10>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr
 8000bb8:	20000154 	.word	0x20000154

08000bbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bc4:	f7ff fff0 	bl	8000ba8 <HAL_GetTick>
 8000bc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bd4:	d005      	beq.n	8000be2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bd6:	4b0a      	ldr	r3, [pc, #40]	; (8000c00 <HAL_Delay+0x44>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	461a      	mov	r2, r3
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4413      	add	r3, r2
 8000be0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000be2:	bf00      	nop
 8000be4:	f7ff ffe0 	bl	8000ba8 <HAL_GetTick>
 8000be8:	4602      	mov	r2, r0
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d8f7      	bhi.n	8000be4 <HAL_Delay+0x28>
  {
  }
}
 8000bf4:	bf00      	nop
 8000bf6:	bf00      	nop
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000008 	.word	0x20000008

08000c04 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000c14:	2300      	movs	r3, #0
 8000c16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d101      	bne.n	8000c26 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e0be      	b.n	8000da4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d109      	bne.n	8000c48 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f7ff fda8 	bl	8000798 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f000 f9ab 	bl	8000fa4 <ADC_ConversionStop_Disable>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c56:	f003 0310 	and.w	r3, r3, #16
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	f040 8099 	bne.w	8000d92 <HAL_ADC_Init+0x18e>
 8000c60:	7dfb      	ldrb	r3, [r7, #23]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	f040 8095 	bne.w	8000d92 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c6c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c70:	f023 0302 	bic.w	r3, r3, #2
 8000c74:	f043 0202 	orr.w	r2, r3, #2
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000c84:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	7b1b      	ldrb	r3, [r3, #12]
 8000c8a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000c8c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000c8e:	68ba      	ldr	r2, [r7, #8]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c9c:	d003      	beq.n	8000ca6 <HAL_ADC_Init+0xa2>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	689b      	ldr	r3, [r3, #8]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d102      	bne.n	8000cac <HAL_ADC_Init+0xa8>
 8000ca6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000caa:	e000      	b.n	8000cae <HAL_ADC_Init+0xaa>
 8000cac:	2300      	movs	r3, #0
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	7d1b      	ldrb	r3, [r3, #20]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d119      	bne.n	8000cf0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	7b1b      	ldrb	r3, [r3, #12]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d109      	bne.n	8000cd8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	3b01      	subs	r3, #1
 8000cca:	035a      	lsls	r2, r3, #13
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000cd4:	613b      	str	r3, [r7, #16]
 8000cd6:	e00b      	b.n	8000cf0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cdc:	f043 0220 	orr.w	r2, r3, #32
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ce8:	f043 0201 	orr.w	r2, r3, #1
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	430a      	orrs	r2, r1
 8000d02:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	689a      	ldr	r2, [r3, #8]
 8000d0a:	4b28      	ldr	r3, [pc, #160]	; (8000dac <HAL_ADC_Init+0x1a8>)
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	6812      	ldr	r2, [r2, #0]
 8000d12:	68b9      	ldr	r1, [r7, #8]
 8000d14:	430b      	orrs	r3, r1
 8000d16:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	689b      	ldr	r3, [r3, #8]
 8000d1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d20:	d003      	beq.n	8000d2a <HAL_ADC_Init+0x126>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d104      	bne.n	8000d34 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	691b      	ldr	r3, [r3, #16]
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	051b      	lsls	r3, r3, #20
 8000d32:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d3a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	430a      	orrs	r2, r1
 8000d46:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	689a      	ldr	r2, [r3, #8]
 8000d4e:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <HAL_ADC_Init+0x1ac>)
 8000d50:	4013      	ands	r3, r2
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d10b      	bne.n	8000d70 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d62:	f023 0303 	bic.w	r3, r3, #3
 8000d66:	f043 0201 	orr.w	r2, r3, #1
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d6e:	e018      	b.n	8000da2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d74:	f023 0312 	bic.w	r3, r3, #18
 8000d78:	f043 0210 	orr.w	r2, r3, #16
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d84:	f043 0201 	orr.w	r2, r3, #1
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d90:	e007      	b.n	8000da2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d96:	f043 0210 	orr.w	r2, r3, #16
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000da2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3718      	adds	r7, #24
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	ffe1f7fd 	.word	0xffe1f7fd
 8000db0:	ff1f0efe 	.word	0xff1f0efe

08000db4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d101      	bne.n	8000dd4 <HAL_ADC_ConfigChannel+0x20>
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	e0dc      	b.n	8000f8e <HAL_ADC_ConfigChannel+0x1da>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	2b06      	cmp	r3, #6
 8000de2:	d81c      	bhi.n	8000e1e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	685a      	ldr	r2, [r3, #4]
 8000dee:	4613      	mov	r3, r2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	4413      	add	r3, r2
 8000df4:	3b05      	subs	r3, #5
 8000df6:	221f      	movs	r2, #31
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	4019      	ands	r1, r3
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	6818      	ldr	r0, [r3, #0]
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	4413      	add	r3, r2
 8000e0e:	3b05      	subs	r3, #5
 8000e10:	fa00 f203 	lsl.w	r2, r0, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	635a      	str	r2, [r3, #52]	; 0x34
 8000e1c:	e03c      	b.n	8000e98 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	2b0c      	cmp	r3, #12
 8000e24:	d81c      	bhi.n	8000e60 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685a      	ldr	r2, [r3, #4]
 8000e30:	4613      	mov	r3, r2
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	4413      	add	r3, r2
 8000e36:	3b23      	subs	r3, #35	; 0x23
 8000e38:	221f      	movs	r2, #31
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	4019      	ands	r1, r3
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	6818      	ldr	r0, [r3, #0]
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685a      	ldr	r2, [r3, #4]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	4413      	add	r3, r2
 8000e50:	3b23      	subs	r3, #35	; 0x23
 8000e52:	fa00 f203 	lsl.w	r2, r0, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	631a      	str	r2, [r3, #48]	; 0x30
 8000e5e:	e01b      	b.n	8000e98 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685a      	ldr	r2, [r3, #4]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	4413      	add	r3, r2
 8000e70:	3b41      	subs	r3, #65	; 0x41
 8000e72:	221f      	movs	r2, #31
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	4019      	ands	r1, r3
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	6818      	ldr	r0, [r3, #0]
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685a      	ldr	r2, [r3, #4]
 8000e84:	4613      	mov	r3, r2
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	4413      	add	r3, r2
 8000e8a:	3b41      	subs	r3, #65	; 0x41
 8000e8c:	fa00 f203 	lsl.w	r2, r0, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	430a      	orrs	r2, r1
 8000e96:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2b09      	cmp	r3, #9
 8000e9e:	d91c      	bls.n	8000eda <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	68d9      	ldr	r1, [r3, #12]
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	4613      	mov	r3, r2
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	4413      	add	r3, r2
 8000eb0:	3b1e      	subs	r3, #30
 8000eb2:	2207      	movs	r2, #7
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	4019      	ands	r1, r3
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	6898      	ldr	r0, [r3, #8]
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	4413      	add	r3, r2
 8000eca:	3b1e      	subs	r3, #30
 8000ecc:	fa00 f203 	lsl.w	r2, r0, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	60da      	str	r2, [r3, #12]
 8000ed8:	e019      	b.n	8000f0e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	6919      	ldr	r1, [r3, #16]
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	4413      	add	r3, r2
 8000eea:	2207      	movs	r2, #7
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	4019      	ands	r1, r3
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	6898      	ldr	r0, [r3, #8]
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	4613      	mov	r3, r2
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	4413      	add	r3, r2
 8000f02:	fa00 f203 	lsl.w	r2, r0, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	430a      	orrs	r2, r1
 8000f0c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2b10      	cmp	r3, #16
 8000f14:	d003      	beq.n	8000f1e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f1a:	2b11      	cmp	r3, #17
 8000f1c:	d132      	bne.n	8000f84 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a1d      	ldr	r2, [pc, #116]	; (8000f98 <HAL_ADC_ConfigChannel+0x1e4>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d125      	bne.n	8000f74 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d126      	bne.n	8000f84 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	689a      	ldr	r2, [r3, #8]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000f44:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2b10      	cmp	r3, #16
 8000f4c:	d11a      	bne.n	8000f84 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <HAL_ADC_ConfigChannel+0x1e8>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a13      	ldr	r2, [pc, #76]	; (8000fa0 <HAL_ADC_ConfigChannel+0x1ec>)
 8000f54:	fba2 2303 	umull	r2, r3, r2, r3
 8000f58:	0c9a      	lsrs	r2, r3, #18
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	4413      	add	r3, r2
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f64:	e002      	b.n	8000f6c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	3b01      	subs	r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f9      	bne.n	8000f66 <HAL_ADC_ConfigChannel+0x1b2>
 8000f72:	e007      	b.n	8000f84 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f78:	f043 0220 	orr.w	r2, r3, #32
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3714      	adds	r7, #20
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr
 8000f98:	40012400 	.word	0x40012400
 8000f9c:	20000000 	.word	0x20000000
 8000fa0:	431bde83 	.word	0x431bde83

08000fa4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d12e      	bne.n	800101c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	689a      	ldr	r2, [r3, #8]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f022 0201 	bic.w	r2, r2, #1
 8000fcc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000fce:	f7ff fdeb 	bl	8000ba8 <HAL_GetTick>
 8000fd2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000fd4:	e01b      	b.n	800100e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000fd6:	f7ff fde7 	bl	8000ba8 <HAL_GetTick>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d914      	bls.n	800100e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d10d      	bne.n	800100e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff6:	f043 0210 	orr.w	r2, r3, #16
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001002:	f043 0201 	orr.w	r2, r3, #1
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	e007      	b.n	800101e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	689b      	ldr	r3, [r3, #8]
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	2b01      	cmp	r3, #1
 800101a:	d0dc      	beq.n	8000fd6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001038:	4b0c      	ldr	r3, [pc, #48]	; (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800103e:	68ba      	ldr	r2, [r7, #8]
 8001040:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001044:	4013      	ands	r3, r2
 8001046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001050:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800105a:	4a04      	ldr	r2, [pc, #16]	; (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	60d3      	str	r3, [r2, #12]
}
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001074:	4b04      	ldr	r3, [pc, #16]	; (8001088 <__NVIC_GetPriorityGrouping+0x18>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	f003 0307 	and.w	r3, r3, #7
}
 800107e:	4618      	mov	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109a:	2b00      	cmp	r3, #0
 800109c:	db0b      	blt.n	80010b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	f003 021f 	and.w	r2, r3, #31
 80010a4:	4906      	ldr	r1, [pc, #24]	; (80010c0 <__NVIC_EnableIRQ+0x34>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	095b      	lsrs	r3, r3, #5
 80010ac:	2001      	movs	r0, #1
 80010ae:	fa00 f202 	lsl.w	r2, r0, r2
 80010b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr
 80010c0:	e000e100 	.word	0xe000e100

080010c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	6039      	str	r1, [r7, #0]
 80010ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	db0a      	blt.n	80010ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	490c      	ldr	r1, [pc, #48]	; (8001110 <__NVIC_SetPriority+0x4c>)
 80010de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e2:	0112      	lsls	r2, r2, #4
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	440b      	add	r3, r1
 80010e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ec:	e00a      	b.n	8001104 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4908      	ldr	r1, [pc, #32]	; (8001114 <__NVIC_SetPriority+0x50>)
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f003 030f 	and.w	r3, r3, #15
 80010fa:	3b04      	subs	r3, #4
 80010fc:	0112      	lsls	r2, r2, #4
 80010fe:	b2d2      	uxtb	r2, r2
 8001100:	440b      	add	r3, r1
 8001102:	761a      	strb	r2, [r3, #24]
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000e100 	.word	0xe000e100
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001118:	b480      	push	{r7}
 800111a:	b089      	sub	sp, #36	; 0x24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f1c3 0307 	rsb	r3, r3, #7
 8001132:	2b04      	cmp	r3, #4
 8001134:	bf28      	it	cs
 8001136:	2304      	movcs	r3, #4
 8001138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	3304      	adds	r3, #4
 800113e:	2b06      	cmp	r3, #6
 8001140:	d902      	bls.n	8001148 <NVIC_EncodePriority+0x30>
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	3b03      	subs	r3, #3
 8001146:	e000      	b.n	800114a <NVIC_EncodePriority+0x32>
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800114c:	f04f 32ff 	mov.w	r2, #4294967295
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	43da      	mvns	r2, r3
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	401a      	ands	r2, r3
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001160:	f04f 31ff 	mov.w	r1, #4294967295
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	fa01 f303 	lsl.w	r3, r1, r3
 800116a:	43d9      	mvns	r1, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	4313      	orrs	r3, r2
         );
}
 8001172:	4618      	mov	r0, r3
 8001174:	3724      	adds	r7, #36	; 0x24
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr

0800117c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3b01      	subs	r3, #1
 8001188:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800118c:	d301      	bcc.n	8001192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800118e:	2301      	movs	r3, #1
 8001190:	e00f      	b.n	80011b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001192:	4a0a      	ldr	r2, [pc, #40]	; (80011bc <SysTick_Config+0x40>)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3b01      	subs	r3, #1
 8001198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800119a:	210f      	movs	r1, #15
 800119c:	f04f 30ff 	mov.w	r0, #4294967295
 80011a0:	f7ff ff90 	bl	80010c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a4:	4b05      	ldr	r3, [pc, #20]	; (80011bc <SysTick_Config+0x40>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011aa:	4b04      	ldr	r3, [pc, #16]	; (80011bc <SysTick_Config+0x40>)
 80011ac:	2207      	movs	r2, #7
 80011ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	e000e010 	.word	0xe000e010

080011c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff ff2d 	bl	8001028 <__NVIC_SetPriorityGrouping>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b086      	sub	sp, #24
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	60b9      	str	r1, [r7, #8]
 80011e0:	607a      	str	r2, [r7, #4]
 80011e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011e8:	f7ff ff42 	bl	8001070 <__NVIC_GetPriorityGrouping>
 80011ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	68b9      	ldr	r1, [r7, #8]
 80011f2:	6978      	ldr	r0, [r7, #20]
 80011f4:	f7ff ff90 	bl	8001118 <NVIC_EncodePriority>
 80011f8:	4602      	mov	r2, r0
 80011fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011fe:	4611      	mov	r1, r2
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff ff5f 	bl	80010c4 <__NVIC_SetPriority>
}
 8001206:	bf00      	nop
 8001208:	3718      	adds	r7, #24
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	4603      	mov	r3, r0
 8001216:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff35 	bl	800108c <__NVIC_EnableIRQ>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ffa2 	bl	800117c <SysTick_Config>
 8001238:	4603      	mov	r3, r0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001244:	b480      	push	{r7}
 8001246:	b08b      	sub	sp, #44	; 0x2c
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800124e:	2300      	movs	r3, #0
 8001250:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001252:	2300      	movs	r3, #0
 8001254:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001256:	e169      	b.n	800152c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001258:	2201      	movs	r2, #1
 800125a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125c:	fa02 f303 	lsl.w	r3, r2, r3
 8001260:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	69fa      	ldr	r2, [r7, #28]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	429a      	cmp	r2, r3
 8001272:	f040 8158 	bne.w	8001526 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	4a9a      	ldr	r2, [pc, #616]	; (80014e4 <HAL_GPIO_Init+0x2a0>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d05e      	beq.n	800133e <HAL_GPIO_Init+0xfa>
 8001280:	4a98      	ldr	r2, [pc, #608]	; (80014e4 <HAL_GPIO_Init+0x2a0>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d875      	bhi.n	8001372 <HAL_GPIO_Init+0x12e>
 8001286:	4a98      	ldr	r2, [pc, #608]	; (80014e8 <HAL_GPIO_Init+0x2a4>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d058      	beq.n	800133e <HAL_GPIO_Init+0xfa>
 800128c:	4a96      	ldr	r2, [pc, #600]	; (80014e8 <HAL_GPIO_Init+0x2a4>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d86f      	bhi.n	8001372 <HAL_GPIO_Init+0x12e>
 8001292:	4a96      	ldr	r2, [pc, #600]	; (80014ec <HAL_GPIO_Init+0x2a8>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d052      	beq.n	800133e <HAL_GPIO_Init+0xfa>
 8001298:	4a94      	ldr	r2, [pc, #592]	; (80014ec <HAL_GPIO_Init+0x2a8>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d869      	bhi.n	8001372 <HAL_GPIO_Init+0x12e>
 800129e:	4a94      	ldr	r2, [pc, #592]	; (80014f0 <HAL_GPIO_Init+0x2ac>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d04c      	beq.n	800133e <HAL_GPIO_Init+0xfa>
 80012a4:	4a92      	ldr	r2, [pc, #584]	; (80014f0 <HAL_GPIO_Init+0x2ac>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d863      	bhi.n	8001372 <HAL_GPIO_Init+0x12e>
 80012aa:	4a92      	ldr	r2, [pc, #584]	; (80014f4 <HAL_GPIO_Init+0x2b0>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d046      	beq.n	800133e <HAL_GPIO_Init+0xfa>
 80012b0:	4a90      	ldr	r2, [pc, #576]	; (80014f4 <HAL_GPIO_Init+0x2b0>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d85d      	bhi.n	8001372 <HAL_GPIO_Init+0x12e>
 80012b6:	2b12      	cmp	r3, #18
 80012b8:	d82a      	bhi.n	8001310 <HAL_GPIO_Init+0xcc>
 80012ba:	2b12      	cmp	r3, #18
 80012bc:	d859      	bhi.n	8001372 <HAL_GPIO_Init+0x12e>
 80012be:	a201      	add	r2, pc, #4	; (adr r2, 80012c4 <HAL_GPIO_Init+0x80>)
 80012c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c4:	0800133f 	.word	0x0800133f
 80012c8:	08001319 	.word	0x08001319
 80012cc:	0800132b 	.word	0x0800132b
 80012d0:	0800136d 	.word	0x0800136d
 80012d4:	08001373 	.word	0x08001373
 80012d8:	08001373 	.word	0x08001373
 80012dc:	08001373 	.word	0x08001373
 80012e0:	08001373 	.word	0x08001373
 80012e4:	08001373 	.word	0x08001373
 80012e8:	08001373 	.word	0x08001373
 80012ec:	08001373 	.word	0x08001373
 80012f0:	08001373 	.word	0x08001373
 80012f4:	08001373 	.word	0x08001373
 80012f8:	08001373 	.word	0x08001373
 80012fc:	08001373 	.word	0x08001373
 8001300:	08001373 	.word	0x08001373
 8001304:	08001373 	.word	0x08001373
 8001308:	08001321 	.word	0x08001321
 800130c:	08001335 	.word	0x08001335
 8001310:	4a79      	ldr	r2, [pc, #484]	; (80014f8 <HAL_GPIO_Init+0x2b4>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d013      	beq.n	800133e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001316:	e02c      	b.n	8001372 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	623b      	str	r3, [r7, #32]
          break;
 800131e:	e029      	b.n	8001374 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	3304      	adds	r3, #4
 8001326:	623b      	str	r3, [r7, #32]
          break;
 8001328:	e024      	b.n	8001374 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	3308      	adds	r3, #8
 8001330:	623b      	str	r3, [r7, #32]
          break;
 8001332:	e01f      	b.n	8001374 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	330c      	adds	r3, #12
 800133a:	623b      	str	r3, [r7, #32]
          break;
 800133c:	e01a      	b.n	8001374 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d102      	bne.n	800134c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001346:	2304      	movs	r3, #4
 8001348:	623b      	str	r3, [r7, #32]
          break;
 800134a:	e013      	b.n	8001374 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d105      	bne.n	8001360 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001354:	2308      	movs	r3, #8
 8001356:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	69fa      	ldr	r2, [r7, #28]
 800135c:	611a      	str	r2, [r3, #16]
          break;
 800135e:	e009      	b.n	8001374 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001360:	2308      	movs	r3, #8
 8001362:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	69fa      	ldr	r2, [r7, #28]
 8001368:	615a      	str	r2, [r3, #20]
          break;
 800136a:	e003      	b.n	8001374 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800136c:	2300      	movs	r3, #0
 800136e:	623b      	str	r3, [r7, #32]
          break;
 8001370:	e000      	b.n	8001374 <HAL_GPIO_Init+0x130>
          break;
 8001372:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	2bff      	cmp	r3, #255	; 0xff
 8001378:	d801      	bhi.n	800137e <HAL_GPIO_Init+0x13a>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	e001      	b.n	8001382 <HAL_GPIO_Init+0x13e>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3304      	adds	r3, #4
 8001382:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	2bff      	cmp	r3, #255	; 0xff
 8001388:	d802      	bhi.n	8001390 <HAL_GPIO_Init+0x14c>
 800138a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	e002      	b.n	8001396 <HAL_GPIO_Init+0x152>
 8001390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001392:	3b08      	subs	r3, #8
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	210f      	movs	r1, #15
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	fa01 f303 	lsl.w	r3, r1, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	401a      	ands	r2, r3
 80013a8:	6a39      	ldr	r1, [r7, #32]
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	fa01 f303 	lsl.w	r3, r1, r3
 80013b0:	431a      	orrs	r2, r3
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 80b1 	beq.w	8001526 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013c4:	4b4d      	ldr	r3, [pc, #308]	; (80014fc <HAL_GPIO_Init+0x2b8>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a4c      	ldr	r2, [pc, #304]	; (80014fc <HAL_GPIO_Init+0x2b8>)
 80013ca:	f043 0301 	orr.w	r3, r3, #1
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b4a      	ldr	r3, [pc, #296]	; (80014fc <HAL_GPIO_Init+0x2b8>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0301 	and.w	r3, r3, #1
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013dc:	4a48      	ldr	r2, [pc, #288]	; (8001500 <HAL_GPIO_Init+0x2bc>)
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	089b      	lsrs	r3, r3, #2
 80013e2:	3302      	adds	r3, #2
 80013e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ec:	f003 0303 	and.w	r3, r3, #3
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	220f      	movs	r2, #15
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	43db      	mvns	r3, r3
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	4013      	ands	r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a40      	ldr	r2, [pc, #256]	; (8001504 <HAL_GPIO_Init+0x2c0>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d013      	beq.n	8001430 <HAL_GPIO_Init+0x1ec>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a3f      	ldr	r2, [pc, #252]	; (8001508 <HAL_GPIO_Init+0x2c4>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d00d      	beq.n	800142c <HAL_GPIO_Init+0x1e8>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a3e      	ldr	r2, [pc, #248]	; (800150c <HAL_GPIO_Init+0x2c8>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d007      	beq.n	8001428 <HAL_GPIO_Init+0x1e4>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a3d      	ldr	r2, [pc, #244]	; (8001510 <HAL_GPIO_Init+0x2cc>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d101      	bne.n	8001424 <HAL_GPIO_Init+0x1e0>
 8001420:	2303      	movs	r3, #3
 8001422:	e006      	b.n	8001432 <HAL_GPIO_Init+0x1ee>
 8001424:	2304      	movs	r3, #4
 8001426:	e004      	b.n	8001432 <HAL_GPIO_Init+0x1ee>
 8001428:	2302      	movs	r3, #2
 800142a:	e002      	b.n	8001432 <HAL_GPIO_Init+0x1ee>
 800142c:	2301      	movs	r3, #1
 800142e:	e000      	b.n	8001432 <HAL_GPIO_Init+0x1ee>
 8001430:	2300      	movs	r3, #0
 8001432:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001434:	f002 0203 	and.w	r2, r2, #3
 8001438:	0092      	lsls	r2, r2, #2
 800143a:	4093      	lsls	r3, r2
 800143c:	68fa      	ldr	r2, [r7, #12]
 800143e:	4313      	orrs	r3, r2
 8001440:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001442:	492f      	ldr	r1, [pc, #188]	; (8001500 <HAL_GPIO_Init+0x2bc>)
 8001444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001446:	089b      	lsrs	r3, r3, #2
 8001448:	3302      	adds	r3, #2
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d006      	beq.n	800146a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800145c:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	492c      	ldr	r1, [pc, #176]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	4313      	orrs	r3, r2
 8001466:	600b      	str	r3, [r1, #0]
 8001468:	e006      	b.n	8001478 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800146a:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	43db      	mvns	r3, r3
 8001472:	4928      	ldr	r1, [pc, #160]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 8001474:	4013      	ands	r3, r2
 8001476:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d006      	beq.n	8001492 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001484:	4b23      	ldr	r3, [pc, #140]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 8001486:	685a      	ldr	r2, [r3, #4]
 8001488:	4922      	ldr	r1, [pc, #136]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	4313      	orrs	r3, r2
 800148e:	604b      	str	r3, [r1, #4]
 8001490:	e006      	b.n	80014a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001492:	4b20      	ldr	r3, [pc, #128]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	43db      	mvns	r3, r3
 800149a:	491e      	ldr	r1, [pc, #120]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 800149c:	4013      	ands	r3, r2
 800149e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d006      	beq.n	80014ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014ac:	4b19      	ldr	r3, [pc, #100]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	4918      	ldr	r1, [pc, #96]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	608b      	str	r3, [r1, #8]
 80014b8:	e006      	b.n	80014c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014ba:	4b16      	ldr	r3, [pc, #88]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 80014bc:	689a      	ldr	r2, [r3, #8]
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	43db      	mvns	r3, r3
 80014c2:	4914      	ldr	r1, [pc, #80]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d021      	beq.n	8001518 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014d4:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	490e      	ldr	r1, [pc, #56]	; (8001514 <HAL_GPIO_Init+0x2d0>)
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	60cb      	str	r3, [r1, #12]
 80014e0:	e021      	b.n	8001526 <HAL_GPIO_Init+0x2e2>
 80014e2:	bf00      	nop
 80014e4:	10320000 	.word	0x10320000
 80014e8:	10310000 	.word	0x10310000
 80014ec:	10220000 	.word	0x10220000
 80014f0:	10210000 	.word	0x10210000
 80014f4:	10120000 	.word	0x10120000
 80014f8:	10110000 	.word	0x10110000
 80014fc:	40021000 	.word	0x40021000
 8001500:	40010000 	.word	0x40010000
 8001504:	40010800 	.word	0x40010800
 8001508:	40010c00 	.word	0x40010c00
 800150c:	40011000 	.word	0x40011000
 8001510:	40011400 	.word	0x40011400
 8001514:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001518:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <HAL_GPIO_Init+0x304>)
 800151a:	68da      	ldr	r2, [r3, #12]
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	43db      	mvns	r3, r3
 8001520:	4909      	ldr	r1, [pc, #36]	; (8001548 <HAL_GPIO_Init+0x304>)
 8001522:	4013      	ands	r3, r2
 8001524:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001528:	3301      	adds	r3, #1
 800152a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001532:	fa22 f303 	lsr.w	r3, r2, r3
 8001536:	2b00      	cmp	r3, #0
 8001538:	f47f ae8e 	bne.w	8001258 <HAL_GPIO_Init+0x14>
  }
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	372c      	adds	r7, #44	; 0x2c
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	40010400 	.word	0x40010400

0800154c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	460b      	mov	r3, r1
 8001556:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	887b      	ldrh	r3, [r7, #2]
 800155e:	4013      	ands	r3, r2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001564:	2301      	movs	r3, #1
 8001566:	73fb      	strb	r3, [r7, #15]
 8001568:	e001      	b.n	800156e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800156a:	2300      	movs	r3, #0
 800156c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800156e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr

0800157a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800157a:	b480      	push	{r7}
 800157c:	b083      	sub	sp, #12
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	807b      	strh	r3, [r7, #2]
 8001586:	4613      	mov	r3, r2
 8001588:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800158a:	787b      	ldrb	r3, [r7, #1]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001590:	887a      	ldrh	r2, [r7, #2]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001596:	e003      	b.n	80015a0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001598:	887b      	ldrh	r3, [r7, #2]
 800159a:	041a      	lsls	r2, r3, #16
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	611a      	str	r2, [r3, #16]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
	...

080015ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80015b6:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015b8:	695a      	ldr	r2, [r3, #20]
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	4013      	ands	r3, r2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d006      	beq.n	80015d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80015c2:	4a05      	ldr	r2, [pc, #20]	; (80015d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015c4:	88fb      	ldrh	r3, [r7, #6]
 80015c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80015c8:	88fb      	ldrh	r3, [r7, #6]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f000 f806 	bl	80015dc <HAL_GPIO_EXTI_Callback>
  }
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40010400 	.word	0x40010400

080015dc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr

080015f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e272      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	2b00      	cmp	r3, #0
 800160c:	f000 8087 	beq.w	800171e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001610:	4b92      	ldr	r3, [pc, #584]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f003 030c 	and.w	r3, r3, #12
 8001618:	2b04      	cmp	r3, #4
 800161a:	d00c      	beq.n	8001636 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800161c:	4b8f      	ldr	r3, [pc, #572]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 030c 	and.w	r3, r3, #12
 8001624:	2b08      	cmp	r3, #8
 8001626:	d112      	bne.n	800164e <HAL_RCC_OscConfig+0x5e>
 8001628:	4b8c      	ldr	r3, [pc, #560]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001634:	d10b      	bne.n	800164e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001636:	4b89      	ldr	r3, [pc, #548]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d06c      	beq.n	800171c <HAL_RCC_OscConfig+0x12c>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d168      	bne.n	800171c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e24c      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001656:	d106      	bne.n	8001666 <HAL_RCC_OscConfig+0x76>
 8001658:	4b80      	ldr	r3, [pc, #512]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a7f      	ldr	r2, [pc, #508]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 800165e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	e02e      	b.n	80016c4 <HAL_RCC_OscConfig+0xd4>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d10c      	bne.n	8001688 <HAL_RCC_OscConfig+0x98>
 800166e:	4b7b      	ldr	r3, [pc, #492]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a7a      	ldr	r2, [pc, #488]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001674:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001678:	6013      	str	r3, [r2, #0]
 800167a:	4b78      	ldr	r3, [pc, #480]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a77      	ldr	r2, [pc, #476]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001680:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001684:	6013      	str	r3, [r2, #0]
 8001686:	e01d      	b.n	80016c4 <HAL_RCC_OscConfig+0xd4>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001690:	d10c      	bne.n	80016ac <HAL_RCC_OscConfig+0xbc>
 8001692:	4b72      	ldr	r3, [pc, #456]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a71      	ldr	r2, [pc, #452]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001698:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	4b6f      	ldr	r3, [pc, #444]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a6e      	ldr	r2, [pc, #440]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80016a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016a8:	6013      	str	r3, [r2, #0]
 80016aa:	e00b      	b.n	80016c4 <HAL_RCC_OscConfig+0xd4>
 80016ac:	4b6b      	ldr	r3, [pc, #428]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a6a      	ldr	r2, [pc, #424]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80016b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	4b68      	ldr	r3, [pc, #416]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a67      	ldr	r2, [pc, #412]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80016be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d013      	beq.n	80016f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fa6c 	bl	8000ba8 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d4:	f7ff fa68 	bl	8000ba8 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b64      	cmp	r3, #100	; 0x64
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e200      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e6:	4b5d      	ldr	r3, [pc, #372]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d0f0      	beq.n	80016d4 <HAL_RCC_OscConfig+0xe4>
 80016f2:	e014      	b.n	800171e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f4:	f7ff fa58 	bl	8000ba8 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016fc:	f7ff fa54 	bl	8000ba8 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b64      	cmp	r3, #100	; 0x64
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e1ec      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170e:	4b53      	ldr	r3, [pc, #332]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0x10c>
 800171a:	e000      	b.n	800171e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800171c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d063      	beq.n	80017f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800172a:	4b4c      	ldr	r3, [pc, #304]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 030c 	and.w	r3, r3, #12
 8001732:	2b00      	cmp	r3, #0
 8001734:	d00b      	beq.n	800174e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001736:	4b49      	ldr	r3, [pc, #292]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 030c 	and.w	r3, r3, #12
 800173e:	2b08      	cmp	r3, #8
 8001740:	d11c      	bne.n	800177c <HAL_RCC_OscConfig+0x18c>
 8001742:	4b46      	ldr	r3, [pc, #280]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d116      	bne.n	800177c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174e:	4b43      	ldr	r3, [pc, #268]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d005      	beq.n	8001766 <HAL_RCC_OscConfig+0x176>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d001      	beq.n	8001766 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e1c0      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001766:	4b3d      	ldr	r3, [pc, #244]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	4939      	ldr	r1, [pc, #228]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001776:	4313      	orrs	r3, r2
 8001778:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800177a:	e03a      	b.n	80017f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	691b      	ldr	r3, [r3, #16]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d020      	beq.n	80017c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001784:	4b36      	ldr	r3, [pc, #216]	; (8001860 <HAL_RCC_OscConfig+0x270>)
 8001786:	2201      	movs	r2, #1
 8001788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800178a:	f7ff fa0d 	bl	8000ba8 <HAL_GetTick>
 800178e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001790:	e008      	b.n	80017a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001792:	f7ff fa09 	bl	8000ba8 <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e1a1      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a4:	4b2d      	ldr	r3, [pc, #180]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0f0      	beq.n	8001792 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017b0:	4b2a      	ldr	r3, [pc, #168]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	695b      	ldr	r3, [r3, #20]
 80017bc:	00db      	lsls	r3, r3, #3
 80017be:	4927      	ldr	r1, [pc, #156]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80017c0:	4313      	orrs	r3, r2
 80017c2:	600b      	str	r3, [r1, #0]
 80017c4:	e015      	b.n	80017f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017c6:	4b26      	ldr	r3, [pc, #152]	; (8001860 <HAL_RCC_OscConfig+0x270>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017cc:	f7ff f9ec 	bl	8000ba8 <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017d4:	f7ff f9e8 	bl	8000ba8 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e180      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017e6:	4b1d      	ldr	r3, [pc, #116]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d1f0      	bne.n	80017d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d03a      	beq.n	8001874 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d019      	beq.n	800183a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001806:	4b17      	ldr	r3, [pc, #92]	; (8001864 <HAL_RCC_OscConfig+0x274>)
 8001808:	2201      	movs	r2, #1
 800180a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800180c:	f7ff f9cc 	bl	8000ba8 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001814:	f7ff f9c8 	bl	8000ba8 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e160      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001826:	4b0d      	ldr	r3, [pc, #52]	; (800185c <HAL_RCC_OscConfig+0x26c>)
 8001828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d0f0      	beq.n	8001814 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001832:	2001      	movs	r0, #1
 8001834:	f000 fad8 	bl	8001de8 <RCC_Delay>
 8001838:	e01c      	b.n	8001874 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800183a:	4b0a      	ldr	r3, [pc, #40]	; (8001864 <HAL_RCC_OscConfig+0x274>)
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001840:	f7ff f9b2 	bl	8000ba8 <HAL_GetTick>
 8001844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001846:	e00f      	b.n	8001868 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001848:	f7ff f9ae 	bl	8000ba8 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b02      	cmp	r3, #2
 8001854:	d908      	bls.n	8001868 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e146      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
 800185a:	bf00      	nop
 800185c:	40021000 	.word	0x40021000
 8001860:	42420000 	.word	0x42420000
 8001864:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001868:	4b92      	ldr	r3, [pc, #584]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 800186a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1e9      	bne.n	8001848 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	2b00      	cmp	r3, #0
 800187e:	f000 80a6 	beq.w	80019ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001882:	2300      	movs	r3, #0
 8001884:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001886:	4b8b      	ldr	r3, [pc, #556]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d10d      	bne.n	80018ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001892:	4b88      	ldr	r3, [pc, #544]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	4a87      	ldr	r2, [pc, #540]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800189c:	61d3      	str	r3, [r2, #28]
 800189e:	4b85      	ldr	r3, [pc, #532]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018aa:	2301      	movs	r3, #1
 80018ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ae:	4b82      	ldr	r3, [pc, #520]	; (8001ab8 <HAL_RCC_OscConfig+0x4c8>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d118      	bne.n	80018ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018ba:	4b7f      	ldr	r3, [pc, #508]	; (8001ab8 <HAL_RCC_OscConfig+0x4c8>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a7e      	ldr	r2, [pc, #504]	; (8001ab8 <HAL_RCC_OscConfig+0x4c8>)
 80018c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018c6:	f7ff f96f 	bl	8000ba8 <HAL_GetTick>
 80018ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ce:	f7ff f96b 	bl	8000ba8 <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b64      	cmp	r3, #100	; 0x64
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e103      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e0:	4b75      	ldr	r3, [pc, #468]	; (8001ab8 <HAL_RCC_OscConfig+0x4c8>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d106      	bne.n	8001902 <HAL_RCC_OscConfig+0x312>
 80018f4:	4b6f      	ldr	r3, [pc, #444]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 80018f6:	6a1b      	ldr	r3, [r3, #32]
 80018f8:	4a6e      	ldr	r2, [pc, #440]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 80018fa:	f043 0301 	orr.w	r3, r3, #1
 80018fe:	6213      	str	r3, [r2, #32]
 8001900:	e02d      	b.n	800195e <HAL_RCC_OscConfig+0x36e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d10c      	bne.n	8001924 <HAL_RCC_OscConfig+0x334>
 800190a:	4b6a      	ldr	r3, [pc, #424]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 800190c:	6a1b      	ldr	r3, [r3, #32]
 800190e:	4a69      	ldr	r2, [pc, #420]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001910:	f023 0301 	bic.w	r3, r3, #1
 8001914:	6213      	str	r3, [r2, #32]
 8001916:	4b67      	ldr	r3, [pc, #412]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001918:	6a1b      	ldr	r3, [r3, #32]
 800191a:	4a66      	ldr	r2, [pc, #408]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 800191c:	f023 0304 	bic.w	r3, r3, #4
 8001920:	6213      	str	r3, [r2, #32]
 8001922:	e01c      	b.n	800195e <HAL_RCC_OscConfig+0x36e>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	2b05      	cmp	r3, #5
 800192a:	d10c      	bne.n	8001946 <HAL_RCC_OscConfig+0x356>
 800192c:	4b61      	ldr	r3, [pc, #388]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 800192e:	6a1b      	ldr	r3, [r3, #32]
 8001930:	4a60      	ldr	r2, [pc, #384]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001932:	f043 0304 	orr.w	r3, r3, #4
 8001936:	6213      	str	r3, [r2, #32]
 8001938:	4b5e      	ldr	r3, [pc, #376]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	4a5d      	ldr	r2, [pc, #372]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6213      	str	r3, [r2, #32]
 8001944:	e00b      	b.n	800195e <HAL_RCC_OscConfig+0x36e>
 8001946:	4b5b      	ldr	r3, [pc, #364]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001948:	6a1b      	ldr	r3, [r3, #32]
 800194a:	4a5a      	ldr	r2, [pc, #360]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 800194c:	f023 0301 	bic.w	r3, r3, #1
 8001950:	6213      	str	r3, [r2, #32]
 8001952:	4b58      	ldr	r3, [pc, #352]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001954:	6a1b      	ldr	r3, [r3, #32]
 8001956:	4a57      	ldr	r2, [pc, #348]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001958:	f023 0304 	bic.w	r3, r3, #4
 800195c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d015      	beq.n	8001992 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001966:	f7ff f91f 	bl	8000ba8 <HAL_GetTick>
 800196a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800196c:	e00a      	b.n	8001984 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196e:	f7ff f91b 	bl	8000ba8 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	f241 3288 	movw	r2, #5000	; 0x1388
 800197c:	4293      	cmp	r3, r2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e0b1      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001984:	4b4b      	ldr	r3, [pc, #300]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0ee      	beq.n	800196e <HAL_RCC_OscConfig+0x37e>
 8001990:	e014      	b.n	80019bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001992:	f7ff f909 	bl	8000ba8 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001998:	e00a      	b.n	80019b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800199a:	f7ff f905 	bl	8000ba8 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e09b      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b0:	4b40      	ldr	r3, [pc, #256]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 80019b2:	6a1b      	ldr	r3, [r3, #32]
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1ee      	bne.n	800199a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019bc:	7dfb      	ldrb	r3, [r7, #23]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d105      	bne.n	80019ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019c2:	4b3c      	ldr	r3, [pc, #240]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	4a3b      	ldr	r2, [pc, #236]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 80019c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 8087 	beq.w	8001ae6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019d8:	4b36      	ldr	r3, [pc, #216]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b08      	cmp	r3, #8
 80019e2:	d061      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d146      	bne.n	8001a7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ec:	4b33      	ldr	r3, [pc, #204]	; (8001abc <HAL_RCC_OscConfig+0x4cc>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f2:	f7ff f8d9 	bl	8000ba8 <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019fa:	f7ff f8d5 	bl	8000ba8 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e06d      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a0c:	4b29      	ldr	r3, [pc, #164]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1f0      	bne.n	80019fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a20:	d108      	bne.n	8001a34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a22:	4b24      	ldr	r3, [pc, #144]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	4921      	ldr	r1, [pc, #132]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001a30:	4313      	orrs	r3, r2
 8001a32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a34:	4b1f      	ldr	r3, [pc, #124]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a19      	ldr	r1, [r3, #32]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a44:	430b      	orrs	r3, r1
 8001a46:	491b      	ldr	r1, [pc, #108]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a4c:	4b1b      	ldr	r3, [pc, #108]	; (8001abc <HAL_RCC_OscConfig+0x4cc>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a52:	f7ff f8a9 	bl	8000ba8 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5a:	f7ff f8a5 	bl	8000ba8 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e03d      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a6c:	4b11      	ldr	r3, [pc, #68]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x46a>
 8001a78:	e035      	b.n	8001ae6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <HAL_RCC_OscConfig+0x4cc>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a80:	f7ff f892 	bl	8000ba8 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a88:	f7ff f88e 	bl	8000ba8 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e026      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a9a:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f0      	bne.n	8001a88 <HAL_RCC_OscConfig+0x498>
 8001aa6:	e01e      	b.n	8001ae6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	69db      	ldr	r3, [r3, #28]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d107      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e019      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	40007000 	.word	0x40007000
 8001abc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <HAL_RCC_OscConfig+0x500>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d106      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d001      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e000      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40021000 	.word	0x40021000

08001af4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d101      	bne.n	8001b08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0d0      	b.n	8001caa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b08:	4b6a      	ldr	r3, [pc, #424]	; (8001cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d910      	bls.n	8001b38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b16:	4b67      	ldr	r3, [pc, #412]	; (8001cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f023 0207 	bic.w	r2, r3, #7
 8001b1e:	4965      	ldr	r1, [pc, #404]	; (8001cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b26:	4b63      	ldr	r3, [pc, #396]	; (8001cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0307 	and.w	r3, r3, #7
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d001      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e0b8      	b.n	8001caa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d020      	beq.n	8001b86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b50:	4b59      	ldr	r3, [pc, #356]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	4a58      	ldr	r2, [pc, #352]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0308 	and.w	r3, r3, #8
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d005      	beq.n	8001b74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b68:	4b53      	ldr	r3, [pc, #332]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	4a52      	ldr	r2, [pc, #328]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b6e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b74:	4b50      	ldr	r3, [pc, #320]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	494d      	ldr	r1, [pc, #308]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d040      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d107      	bne.n	8001baa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9a:	4b47      	ldr	r3, [pc, #284]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d115      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e07f      	b.n	8001caa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d107      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bb2:	4b41      	ldr	r3, [pc, #260]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d109      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e073      	b.n	8001caa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc2:	4b3d      	ldr	r3, [pc, #244]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e06b      	b.n	8001caa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bd2:	4b39      	ldr	r3, [pc, #228]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f023 0203 	bic.w	r2, r3, #3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	4936      	ldr	r1, [pc, #216]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001be4:	f7fe ffe0 	bl	8000ba8 <HAL_GetTick>
 8001be8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bea:	e00a      	b.n	8001c02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bec:	f7fe ffdc 	bl	8000ba8 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e053      	b.n	8001caa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c02:	4b2d      	ldr	r3, [pc, #180]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f003 020c 	and.w	r2, r3, #12
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d1eb      	bne.n	8001bec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c14:	4b27      	ldr	r3, [pc, #156]	; (8001cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0307 	and.w	r3, r3, #7
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d210      	bcs.n	8001c44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c22:	4b24      	ldr	r3, [pc, #144]	; (8001cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f023 0207 	bic.w	r2, r3, #7
 8001c2a:	4922      	ldr	r1, [pc, #136]	; (8001cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c32:	4b20      	ldr	r3, [pc, #128]	; (8001cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0307 	and.w	r3, r3, #7
 8001c3a:	683a      	ldr	r2, [r7, #0]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d001      	beq.n	8001c44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e032      	b.n	8001caa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d008      	beq.n	8001c62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c50:	4b19      	ldr	r3, [pc, #100]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	4916      	ldr	r1, [pc, #88]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d009      	beq.n	8001c82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c6e:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	490e      	ldr	r1, [pc, #56]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c82:	f000 f821 	bl	8001cc8 <HAL_RCC_GetSysClockFreq>
 8001c86:	4602      	mov	r2, r0
 8001c88:	4b0b      	ldr	r3, [pc, #44]	; (8001cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	091b      	lsrs	r3, r3, #4
 8001c8e:	f003 030f 	and.w	r3, r3, #15
 8001c92:	490a      	ldr	r1, [pc, #40]	; (8001cbc <HAL_RCC_ClockConfig+0x1c8>)
 8001c94:	5ccb      	ldrb	r3, [r1, r3]
 8001c96:	fa22 f303 	lsr.w	r3, r2, r3
 8001c9a:	4a09      	ldr	r2, [pc, #36]	; (8001cc0 <HAL_RCC_ClockConfig+0x1cc>)
 8001c9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c9e:	4b09      	ldr	r3, [pc, #36]	; (8001cc4 <HAL_RCC_ClockConfig+0x1d0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7fe ff3e 	bl	8000b24 <HAL_InitTick>

  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40022000 	.word	0x40022000
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	08003d38 	.word	0x08003d38
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	20000004 	.word	0x20000004

08001cc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cc8:	b490      	push	{r4, r7}
 8001cca:	b08a      	sub	sp, #40	; 0x28
 8001ccc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001cce:	4b29      	ldr	r3, [pc, #164]	; (8001d74 <HAL_RCC_GetSysClockFreq+0xac>)
 8001cd0:	1d3c      	adds	r4, r7, #4
 8001cd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001cd8:	f240 2301 	movw	r3, #513	; 0x201
 8001cdc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61bb      	str	r3, [r7, #24]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cf2:	4b21      	ldr	r3, [pc, #132]	; (8001d78 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	f003 030c 	and.w	r3, r3, #12
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	d002      	beq.n	8001d08 <HAL_RCC_GetSysClockFreq+0x40>
 8001d02:	2b08      	cmp	r3, #8
 8001d04:	d003      	beq.n	8001d0e <HAL_RCC_GetSysClockFreq+0x46>
 8001d06:	e02b      	b.n	8001d60 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d08:	4b1c      	ldr	r3, [pc, #112]	; (8001d7c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d0a:	623b      	str	r3, [r7, #32]
      break;
 8001d0c:	e02b      	b.n	8001d66 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	0c9b      	lsrs	r3, r3, #18
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	3328      	adds	r3, #40	; 0x28
 8001d18:	443b      	add	r3, r7
 8001d1a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001d1e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d012      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d2a:	4b13      	ldr	r3, [pc, #76]	; (8001d78 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	0c5b      	lsrs	r3, r3, #17
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	3328      	adds	r3, #40	; 0x28
 8001d36:	443b      	add	r3, r7
 8001d38:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d3c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	4a0e      	ldr	r2, [pc, #56]	; (8001d7c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d42:	fb03 f202 	mul.w	r2, r3, r2
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d4e:	e004      	b.n	8001d5a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	4a0b      	ldr	r2, [pc, #44]	; (8001d80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d54:	fb02 f303 	mul.w	r3, r2, r3
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5c:	623b      	str	r3, [r7, #32]
      break;
 8001d5e:	e002      	b.n	8001d66 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d60:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d62:	623b      	str	r3, [r7, #32]
      break;
 8001d64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d66:	6a3b      	ldr	r3, [r7, #32]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3728      	adds	r7, #40	; 0x28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc90      	pop	{r4, r7}
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	08003d28 	.word	0x08003d28
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	007a1200 	.word	0x007a1200
 8001d80:	003d0900 	.word	0x003d0900

08001d84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d88:	4b02      	ldr	r3, [pc, #8]	; (8001d94 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr
 8001d94:	20000000 	.word	0x20000000

08001d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d9c:	f7ff fff2 	bl	8001d84 <HAL_RCC_GetHCLKFreq>
 8001da0:	4602      	mov	r2, r0
 8001da2:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	0a1b      	lsrs	r3, r3, #8
 8001da8:	f003 0307 	and.w	r3, r3, #7
 8001dac:	4903      	ldr	r1, [pc, #12]	; (8001dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dae:	5ccb      	ldrb	r3, [r1, r3]
 8001db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	08003d48 	.word	0x08003d48

08001dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001dc4:	f7ff ffde 	bl	8001d84 <HAL_RCC_GetHCLKFreq>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	0adb      	lsrs	r3, r3, #11
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	4903      	ldr	r1, [pc, #12]	; (8001de4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dd6:	5ccb      	ldrb	r3, [r1, r3]
 8001dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40021000 	.word	0x40021000
 8001de4:	08003d48 	.word	0x08003d48

08001de8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001df0:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <RCC_Delay+0x34>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0a      	ldr	r2, [pc, #40]	; (8001e20 <RCC_Delay+0x38>)
 8001df6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfa:	0a5b      	lsrs	r3, r3, #9
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	fb02 f303 	mul.w	r3, r2, r3
 8001e02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e04:	bf00      	nop
  }
  while (Delay --);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	1e5a      	subs	r2, r3, #1
 8001e0a:	60fa      	str	r2, [r7, #12]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1f9      	bne.n	8001e04 <RCC_Delay+0x1c>
}
 8001e10:	bf00      	nop
 8001e12:	bf00      	nop
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	10624dd3 	.word	0x10624dd3

08001e24 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d07d      	beq.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001e40:	2300      	movs	r3, #0
 8001e42:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e44:	4b4f      	ldr	r3, [pc, #316]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e46:	69db      	ldr	r3, [r3, #28]
 8001e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d10d      	bne.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e50:	4b4c      	ldr	r3, [pc, #304]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e52:	69db      	ldr	r3, [r3, #28]
 8001e54:	4a4b      	ldr	r2, [pc, #300]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e5a:	61d3      	str	r3, [r2, #28]
 8001e5c:	4b49      	ldr	r3, [pc, #292]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e5e:	69db      	ldr	r3, [r3, #28]
 8001e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e64:	60bb      	str	r3, [r7, #8]
 8001e66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e6c:	4b46      	ldr	r3, [pc, #280]	; (8001f88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d118      	bne.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e78:	4b43      	ldr	r3, [pc, #268]	; (8001f88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a42      	ldr	r2, [pc, #264]	; (8001f88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e84:	f7fe fe90 	bl	8000ba8 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e8a:	e008      	b.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e8c:	f7fe fe8c 	bl	8000ba8 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b64      	cmp	r3, #100	; 0x64
 8001e98:	d901      	bls.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e06d      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9e:	4b3a      	ldr	r3, [pc, #232]	; (8001f88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0f0      	beq.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001eaa:	4b36      	ldr	r3, [pc, #216]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eb2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d02e      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d027      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ec8:	4b2e      	ldr	r3, [pc, #184]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ed0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ed2:	4b2e      	ldr	r3, [pc, #184]	; (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ed8:	4b2c      	ldr	r3, [pc, #176]	; (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ede:	4a29      	ldr	r2, [pc, #164]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d014      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eee:	f7fe fe5b 	bl	8000ba8 <HAL_GetTick>
 8001ef2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef4:	e00a      	b.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef6:	f7fe fe57 	bl	8000ba8 <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e036      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f0c:	4b1d      	ldr	r3, [pc, #116]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f0e:	6a1b      	ldr	r3, [r3, #32]
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d0ee      	beq.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f18:	4b1a      	ldr	r3, [pc, #104]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	4917      	ldr	r1, [pc, #92]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f2a:	7dfb      	ldrb	r3, [r7, #23]
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d105      	bne.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f30:	4b14      	ldr	r3, [pc, #80]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	4a13      	ldr	r2, [pc, #76]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f3a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d008      	beq.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f48:	4b0e      	ldr	r3, [pc, #56]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	490b      	ldr	r1, [pc, #44]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0310 	and.w	r3, r3, #16
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d008      	beq.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f66:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	4904      	ldr	r1, [pc, #16]	; (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f74:	4313      	orrs	r3, r2
 8001f76:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3718      	adds	r7, #24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40007000 	.word	0x40007000
 8001f8c:	42420440 	.word	0x42420440

08001f90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e041      	b.n	8002026 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d106      	bne.n	8001fbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7fe fc2a 	bl	8000810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3304      	adds	r3, #4
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4610      	mov	r0, r2
 8001fd0:	f000 fa28 	bl	8002424 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800203e:	b2db      	uxtb	r3, r3
 8002040:	2b01      	cmp	r3, #1
 8002042:	d001      	beq.n	8002048 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e032      	b.n	80020ae <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2202      	movs	r2, #2
 800204c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a18      	ldr	r2, [pc, #96]	; (80020b8 <HAL_TIM_Base_Start+0x88>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d00e      	beq.n	8002078 <HAL_TIM_Base_Start+0x48>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002062:	d009      	beq.n	8002078 <HAL_TIM_Base_Start+0x48>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a14      	ldr	r2, [pc, #80]	; (80020bc <HAL_TIM_Base_Start+0x8c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d004      	beq.n	8002078 <HAL_TIM_Base_Start+0x48>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a13      	ldr	r2, [pc, #76]	; (80020c0 <HAL_TIM_Base_Start+0x90>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d111      	bne.n	800209c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2b06      	cmp	r3, #6
 8002088:	d010      	beq.n	80020ac <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f042 0201 	orr.w	r2, r2, #1
 8002098:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800209a:	e007      	b.n	80020ac <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f042 0201 	orr.w	r2, r2, #1
 80020aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3714      	adds	r7, #20
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr
 80020b8:	40012c00 	.word	0x40012c00
 80020bc:	40000400 	.word	0x40000400
 80020c0:	40000800 	.word	0x40000800

080020c4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e041      	b.n	800215a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d106      	bne.n	80020f0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f839 	bl	8002162 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2202      	movs	r2, #2
 80020f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3304      	adds	r3, #4
 8002100:	4619      	mov	r1, r3
 8002102:	4610      	mov	r0, r2
 8002104:	f000 f98e 	bl	8002424 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr

08002174 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002186:	2b01      	cmp	r3, #1
 8002188:	d101      	bne.n	800218e <HAL_TIM_IC_ConfigChannel+0x1a>
 800218a:	2302      	movs	r3, #2
 800218c:	e082      	b.n	8002294 <HAL_TIM_IC_ConfigChannel+0x120>
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d11b      	bne.n	80021d4 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6818      	ldr	r0, [r3, #0]
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	6819      	ldr	r1, [r3, #0]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	685a      	ldr	r2, [r3, #4]
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	f000 f99c 	bl	80024e8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	699a      	ldr	r2, [r3, #24]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 020c 	bic.w	r2, r2, #12
 80021be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6999      	ldr	r1, [r3, #24]
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	430a      	orrs	r2, r1
 80021d0:	619a      	str	r2, [r3, #24]
 80021d2:	e05a      	b.n	800228a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b04      	cmp	r3, #4
 80021d8:	d11c      	bne.n	8002214 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6818      	ldr	r0, [r3, #0]
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	6819      	ldr	r1, [r3, #0]
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	f000 fa05 	bl	80025f8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	699a      	ldr	r2, [r3, #24]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80021fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6999      	ldr	r1, [r3, #24]
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	021a      	lsls	r2, r3, #8
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	619a      	str	r2, [r3, #24]
 8002212:	e03a      	b.n	800228a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b08      	cmp	r3, #8
 8002218:	d11b      	bne.n	8002252 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6818      	ldr	r0, [r3, #0]
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	6819      	ldr	r1, [r3, #0]
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	685a      	ldr	r2, [r3, #4]
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	f000 fa50 	bl	80026ce <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	69da      	ldr	r2, [r3, #28]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 020c 	bic.w	r2, r2, #12
 800223c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	69d9      	ldr	r1, [r3, #28]
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	61da      	str	r2, [r3, #28]
 8002250:	e01b      	b.n	800228a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	6818      	ldr	r0, [r3, #0]
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	6819      	ldr	r1, [r3, #0]
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	f000 fa6f 	bl	8002744 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	69da      	ldr	r2, [r3, #28]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002274:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	69d9      	ldr	r1, [r3, #28]
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	021a      	lsls	r2, r3, #8
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002292:	2300      	movs	r3, #0
}
 8002294:	4618      	mov	r0, r3
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d101      	bne.n	80022b4 <HAL_TIM_ConfigClockSource+0x18>
 80022b0:	2302      	movs	r3, #2
 80022b2:	e0b3      	b.n	800241c <HAL_TIM_ConfigClockSource+0x180>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2202      	movs	r2, #2
 80022c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80022d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68fa      	ldr	r2, [r7, #12]
 80022e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022ec:	d03e      	beq.n	800236c <HAL_TIM_ConfigClockSource+0xd0>
 80022ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022f2:	f200 8087 	bhi.w	8002404 <HAL_TIM_ConfigClockSource+0x168>
 80022f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022fa:	f000 8085 	beq.w	8002408 <HAL_TIM_ConfigClockSource+0x16c>
 80022fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002302:	d87f      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x168>
 8002304:	2b70      	cmp	r3, #112	; 0x70
 8002306:	d01a      	beq.n	800233e <HAL_TIM_ConfigClockSource+0xa2>
 8002308:	2b70      	cmp	r3, #112	; 0x70
 800230a:	d87b      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x168>
 800230c:	2b60      	cmp	r3, #96	; 0x60
 800230e:	d050      	beq.n	80023b2 <HAL_TIM_ConfigClockSource+0x116>
 8002310:	2b60      	cmp	r3, #96	; 0x60
 8002312:	d877      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x168>
 8002314:	2b50      	cmp	r3, #80	; 0x50
 8002316:	d03c      	beq.n	8002392 <HAL_TIM_ConfigClockSource+0xf6>
 8002318:	2b50      	cmp	r3, #80	; 0x50
 800231a:	d873      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x168>
 800231c:	2b40      	cmp	r3, #64	; 0x40
 800231e:	d058      	beq.n	80023d2 <HAL_TIM_ConfigClockSource+0x136>
 8002320:	2b40      	cmp	r3, #64	; 0x40
 8002322:	d86f      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x168>
 8002324:	2b30      	cmp	r3, #48	; 0x30
 8002326:	d064      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x156>
 8002328:	2b30      	cmp	r3, #48	; 0x30
 800232a:	d86b      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x168>
 800232c:	2b20      	cmp	r3, #32
 800232e:	d060      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x156>
 8002330:	2b20      	cmp	r3, #32
 8002332:	d867      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x168>
 8002334:	2b00      	cmp	r3, #0
 8002336:	d05c      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x156>
 8002338:	2b10      	cmp	r3, #16
 800233a:	d05a      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800233c:	e062      	b.n	8002404 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6818      	ldr	r0, [r3, #0]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	6899      	ldr	r1, [r3, #8]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	f000 fa4f 	bl	80027f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002360:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	609a      	str	r2, [r3, #8]
      break;
 800236a:	e04e      	b.n	800240a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6818      	ldr	r0, [r3, #0]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	6899      	ldr	r1, [r3, #8]
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f000 fa38 	bl	80027f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800238e:	609a      	str	r2, [r3, #8]
      break;
 8002390:	e03b      	b.n	800240a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6818      	ldr	r0, [r3, #0]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	6859      	ldr	r1, [r3, #4]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	461a      	mov	r2, r3
 80023a0:	f000 f8fc 	bl	800259c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2150      	movs	r1, #80	; 0x50
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 fa06 	bl	80027bc <TIM_ITRx_SetConfig>
      break;
 80023b0:	e02b      	b.n	800240a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6818      	ldr	r0, [r3, #0]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	6859      	ldr	r1, [r3, #4]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	461a      	mov	r2, r3
 80023c0:	f000 f956 	bl	8002670 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2160      	movs	r1, #96	; 0x60
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f9f6 	bl	80027bc <TIM_ITRx_SetConfig>
      break;
 80023d0:	e01b      	b.n	800240a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6818      	ldr	r0, [r3, #0]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	6859      	ldr	r1, [r3, #4]
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	461a      	mov	r2, r3
 80023e0:	f000 f8dc 	bl	800259c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2140      	movs	r1, #64	; 0x40
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 f9e6 	bl	80027bc <TIM_ITRx_SetConfig>
      break;
 80023f0:	e00b      	b.n	800240a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4619      	mov	r1, r3
 80023fc:	4610      	mov	r0, r2
 80023fe:	f000 f9dd 	bl	80027bc <TIM_ITRx_SetConfig>
        break;
 8002402:	e002      	b.n	800240a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002404:	bf00      	nop
 8002406:	e000      	b.n	800240a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002408:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a29      	ldr	r2, [pc, #164]	; (80024dc <TIM_Base_SetConfig+0xb8>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d00b      	beq.n	8002454 <TIM_Base_SetConfig+0x30>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002442:	d007      	beq.n	8002454 <TIM_Base_SetConfig+0x30>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a26      	ldr	r2, [pc, #152]	; (80024e0 <TIM_Base_SetConfig+0xbc>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d003      	beq.n	8002454 <TIM_Base_SetConfig+0x30>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a25      	ldr	r2, [pc, #148]	; (80024e4 <TIM_Base_SetConfig+0xc0>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d108      	bne.n	8002466 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800245a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	68fa      	ldr	r2, [r7, #12]
 8002462:	4313      	orrs	r3, r2
 8002464:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a1c      	ldr	r2, [pc, #112]	; (80024dc <TIM_Base_SetConfig+0xb8>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d00b      	beq.n	8002486 <TIM_Base_SetConfig+0x62>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002474:	d007      	beq.n	8002486 <TIM_Base_SetConfig+0x62>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a19      	ldr	r2, [pc, #100]	; (80024e0 <TIM_Base_SetConfig+0xbc>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d003      	beq.n	8002486 <TIM_Base_SetConfig+0x62>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a18      	ldr	r2, [pc, #96]	; (80024e4 <TIM_Base_SetConfig+0xc0>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d108      	bne.n	8002498 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800248c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	4313      	orrs	r3, r2
 8002496:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a07      	ldr	r2, [pc, #28]	; (80024dc <TIM_Base_SetConfig+0xb8>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d103      	bne.n	80024cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	691a      	ldr	r2, [r3, #16]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	615a      	str	r2, [r3, #20]
}
 80024d2:	bf00      	nop
 80024d4:	3714      	adds	r7, #20
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr
 80024dc:	40012c00 	.word	0x40012c00
 80024e0:	40000400 	.word	0x40000400
 80024e4:	40000800 	.word	0x40000800

080024e8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b087      	sub	sp, #28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6a1b      	ldr	r3, [r3, #32]
 80024fa:	f023 0201 	bic.w	r2, r3, #1
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	4a1f      	ldr	r2, [pc, #124]	; (8002590 <TIM_TI1_SetConfig+0xa8>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d00b      	beq.n	800252e <TIM_TI1_SetConfig+0x46>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800251c:	d007      	beq.n	800252e <TIM_TI1_SetConfig+0x46>
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	4a1c      	ldr	r2, [pc, #112]	; (8002594 <TIM_TI1_SetConfig+0xac>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d003      	beq.n	800252e <TIM_TI1_SetConfig+0x46>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	4a1b      	ldr	r2, [pc, #108]	; (8002598 <TIM_TI1_SetConfig+0xb0>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d101      	bne.n	8002532 <TIM_TI1_SetConfig+0x4a>
 800252e:	2301      	movs	r3, #1
 8002530:	e000      	b.n	8002534 <TIM_TI1_SetConfig+0x4c>
 8002532:	2300      	movs	r3, #0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d008      	beq.n	800254a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	f023 0303 	bic.w	r3, r3, #3
 800253e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4313      	orrs	r3, r2
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	e003      	b.n	8002552 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002558:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	011b      	lsls	r3, r3, #4
 800255e:	b2db      	uxtb	r3, r3
 8002560:	697a      	ldr	r2, [r7, #20]
 8002562:	4313      	orrs	r3, r2
 8002564:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	f023 030a 	bic.w	r3, r3, #10
 800256c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	f003 030a 	and.w	r3, r3, #10
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	697a      	ldr	r2, [r7, #20]
 800257e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	621a      	str	r2, [r3, #32]
}
 8002586:	bf00      	nop
 8002588:	371c      	adds	r7, #28
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr
 8002590:	40012c00 	.word	0x40012c00
 8002594:	40000400 	.word	0x40000400
 8002598:	40000800 	.word	0x40000800

0800259c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800259c:	b480      	push	{r7}
 800259e:	b087      	sub	sp, #28
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	f023 0201 	bic.w	r2, r3, #1
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	011b      	lsls	r3, r3, #4
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f023 030a 	bic.w	r3, r3, #10
 80025d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
 80025e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	621a      	str	r2, [r3, #32]
}
 80025ee:	bf00      	nop
 80025f0:	371c      	adds	r7, #28
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr

080025f8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b087      	sub	sp, #28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
 8002604:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	f023 0210 	bic.w	r2, r3, #16
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002624:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	021b      	lsls	r3, r3, #8
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	4313      	orrs	r3, r2
 800262e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002636:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	031b      	lsls	r3, r3, #12
 800263c:	b29b      	uxth	r3, r3
 800263e:	697a      	ldr	r2, [r7, #20]
 8002640:	4313      	orrs	r3, r2
 8002642:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800264a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	011b      	lsls	r3, r3, #4
 8002650:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	621a      	str	r2, [r3, #32]
}
 8002666:	bf00      	nop
 8002668:	371c      	adds	r7, #28
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002670:	b480      	push	{r7}
 8002672:	b087      	sub	sp, #28
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6a1b      	ldr	r3, [r3, #32]
 8002680:	f023 0210 	bic.w	r2, r3, #16
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800269a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	031b      	lsls	r3, r3, #12
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80026ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	621a      	str	r2, [r3, #32]
}
 80026c4:	bf00      	nop
 80026c6:	371c      	adds	r7, #28
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr

080026ce <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b087      	sub	sp, #28
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
 80026da:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	69db      	ldr	r3, [r3, #28]
 80026ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f023 0303 	bic.w	r3, r3, #3
 80026fa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4313      	orrs	r3, r2
 8002702:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800270a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	b2db      	uxtb	r3, r3
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4313      	orrs	r3, r2
 8002716:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800271e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	021b      	lsls	r3, r3, #8
 8002724:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	4313      	orrs	r3, r2
 800272c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	697a      	ldr	r2, [r7, #20]
 8002732:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	621a      	str	r2, [r3, #32]
}
 800273a:	bf00      	nop
 800273c:	371c      	adds	r7, #28
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr

08002744 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002744:	b480      	push	{r7}
 8002746:	b087      	sub	sp, #28
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
 8002750:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a1b      	ldr	r3, [r3, #32]
 8002756:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002770:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	021b      	lsls	r3, r3, #8
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	4313      	orrs	r3, r2
 800277a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002782:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	031b      	lsls	r3, r3, #12
 8002788:	b29b      	uxth	r3, r3
 800278a:	697a      	ldr	r2, [r7, #20]
 800278c:	4313      	orrs	r3, r2
 800278e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002796:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	031b      	lsls	r3, r3, #12
 800279c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	621a      	str	r2, [r3, #32]
}
 80027b2:	bf00      	nop
 80027b4:	371c      	adds	r7, #28
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027d2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027d4:	683a      	ldr	r2, [r7, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	4313      	orrs	r3, r2
 80027da:	f043 0307 	orr.w	r3, r3, #7
 80027de:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	609a      	str	r2, [r3, #8]
}
 80027e6:	bf00      	nop
 80027e8:	3714      	adds	r7, #20
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b087      	sub	sp, #28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
 80027fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800280a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	021a      	lsls	r2, r3, #8
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	431a      	orrs	r2, r3
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	4313      	orrs	r3, r2
 8002818:	697a      	ldr	r2, [r7, #20]
 800281a:	4313      	orrs	r3, r2
 800281c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	609a      	str	r2, [r3, #8]
}
 8002824:	bf00      	nop
 8002826:	371c      	adds	r7, #28
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr
	...

08002830 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002840:	2b01      	cmp	r3, #1
 8002842:	d101      	bne.n	8002848 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002844:	2302      	movs	r3, #2
 8002846:	e046      	b.n	80028d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2202      	movs	r2, #2
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800286e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	4313      	orrs	r3, r2
 8002878:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a16      	ldr	r2, [pc, #88]	; (80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d00e      	beq.n	80028aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002894:	d009      	beq.n	80028aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a12      	ldr	r2, [pc, #72]	; (80028e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d004      	beq.n	80028aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a10      	ldr	r2, [pc, #64]	; (80028e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d10c      	bne.n	80028c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3714      	adds	r7, #20
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr
 80028e0:	40012c00 	.word	0x40012c00
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40000800 	.word	0x40000800

080028ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e03f      	b.n	800297e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d106      	bne.n	8002918 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7fd ffb8 	bl	8000888 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2224      	movs	r2, #36	; 0x24
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68da      	ldr	r2, [r3, #12]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800292e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f905 	bl	8002b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002944:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	695a      	ldr	r2, [r3, #20]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002954:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	68da      	ldr	r2, [r3, #12]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002964:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2220      	movs	r2, #32
 8002978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b08a      	sub	sp, #40	; 0x28
 800298a:	af02      	add	r7, sp, #8
 800298c:	60f8      	str	r0, [r7, #12]
 800298e:	60b9      	str	r1, [r7, #8]
 8002990:	603b      	str	r3, [r7, #0]
 8002992:	4613      	mov	r3, r2
 8002994:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	d17c      	bne.n	8002aa0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d002      	beq.n	80029b2 <HAL_UART_Transmit+0x2c>
 80029ac:	88fb      	ldrh	r3, [r7, #6]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e075      	b.n	8002aa2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_UART_Transmit+0x3e>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e06e      	b.n	8002aa2 <HAL_UART_Transmit+0x11c>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2221      	movs	r2, #33	; 0x21
 80029d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029da:	f7fe f8e5 	bl	8000ba8 <HAL_GetTick>
 80029de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	88fa      	ldrh	r2, [r7, #6]
 80029e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	88fa      	ldrh	r2, [r7, #6]
 80029ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029f4:	d108      	bne.n	8002a08 <HAL_UART_Transmit+0x82>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d104      	bne.n	8002a08 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	61bb      	str	r3, [r7, #24]
 8002a06:	e003      	b.n	8002a10 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002a18:	e02a      	b.n	8002a70 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	2200      	movs	r2, #0
 8002a22:	2180      	movs	r1, #128	; 0x80
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f000 f840 	bl	8002aaa <UART_WaitOnFlagUntilTimeout>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e036      	b.n	8002aa2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10b      	bne.n	8002a52 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	881b      	ldrh	r3, [r3, #0]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	3302      	adds	r3, #2
 8002a4e:	61bb      	str	r3, [r7, #24]
 8002a50:	e007      	b.n	8002a62 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	781a      	ldrb	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1cf      	bne.n	8002a1a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	2200      	movs	r2, #0
 8002a82:	2140      	movs	r1, #64	; 0x40
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f810 	bl	8002aaa <UART_WaitOnFlagUntilTimeout>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e006      	b.n	8002aa2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2220      	movs	r2, #32
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	e000      	b.n	8002aa2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002aa0:	2302      	movs	r3, #2
  }
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3720      	adds	r7, #32
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	60f8      	str	r0, [r7, #12]
 8002ab2:	60b9      	str	r1, [r7, #8]
 8002ab4:	603b      	str	r3, [r7, #0]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aba:	e02c      	b.n	8002b16 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac2:	d028      	beq.n	8002b16 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d007      	beq.n	8002ada <UART_WaitOnFlagUntilTimeout+0x30>
 8002aca:	f7fe f86d 	bl	8000ba8 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d21d      	bcs.n	8002b16 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002ae8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	695a      	ldr	r2, [r3, #20]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 0201 	bic.w	r2, r2, #1
 8002af8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2220      	movs	r2, #32
 8002afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2220      	movs	r2, #32
 8002b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e00f      	b.n	8002b36 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	bf0c      	ite	eq
 8002b26:	2301      	moveq	r3, #1
 8002b28:	2300      	movne	r3, #0
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d0c3      	beq.n	8002abc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
	...

08002b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	431a      	orrs	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	695b      	ldr	r3, [r3, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002b7a:	f023 030c 	bic.w	r3, r3, #12
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6812      	ldr	r2, [r2, #0]
 8002b82:	68b9      	ldr	r1, [r7, #8]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	699a      	ldr	r2, [r3, #24]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a2c      	ldr	r2, [pc, #176]	; (8002c54 <UART_SetConfig+0x114>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d103      	bne.n	8002bb0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ba8:	f7ff f90a 	bl	8001dc0 <HAL_RCC_GetPCLK2Freq>
 8002bac:	60f8      	str	r0, [r7, #12]
 8002bae:	e002      	b.n	8002bb6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002bb0:	f7ff f8f2 	bl	8001d98 <HAL_RCC_GetPCLK1Freq>
 8002bb4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009a      	lsls	r2, r3, #2
 8002bc0:	441a      	add	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bcc:	4a22      	ldr	r2, [pc, #136]	; (8002c58 <UART_SetConfig+0x118>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	095b      	lsrs	r3, r3, #5
 8002bd4:	0119      	lsls	r1, r3, #4
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	009a      	lsls	r2, r3, #2
 8002be0:	441a      	add	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bec:	4b1a      	ldr	r3, [pc, #104]	; (8002c58 <UART_SetConfig+0x118>)
 8002bee:	fba3 0302 	umull	r0, r3, r3, r2
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	2064      	movs	r0, #100	; 0x64
 8002bf6:	fb00 f303 	mul.w	r3, r0, r3
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	3332      	adds	r3, #50	; 0x32
 8002c00:	4a15      	ldr	r2, [pc, #84]	; (8002c58 <UART_SetConfig+0x118>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c0c:	4419      	add	r1, r3
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	4613      	mov	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	009a      	lsls	r2, r3, #2
 8002c18:	441a      	add	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <UART_SetConfig+0x118>)
 8002c26:	fba3 0302 	umull	r0, r3, r3, r2
 8002c2a:	095b      	lsrs	r3, r3, #5
 8002c2c:	2064      	movs	r0, #100	; 0x64
 8002c2e:	fb00 f303 	mul.w	r3, r0, r3
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	011b      	lsls	r3, r3, #4
 8002c36:	3332      	adds	r3, #50	; 0x32
 8002c38:	4a07      	ldr	r2, [pc, #28]	; (8002c58 <UART_SetConfig+0x118>)
 8002c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3e:	095b      	lsrs	r3, r3, #5
 8002c40:	f003 020f 	and.w	r2, r3, #15
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	440a      	add	r2, r1
 8002c4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c4c:	bf00      	nop
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40013800 	.word	0x40013800
 8002c58:	51eb851f 	.word	0x51eb851f

08002c5c <__errno>:
 8002c5c:	4b01      	ldr	r3, [pc, #4]	; (8002c64 <__errno+0x8>)
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	2000000c 	.word	0x2000000c

08002c68 <__libc_init_array>:
 8002c68:	b570      	push	{r4, r5, r6, lr}
 8002c6a:	2600      	movs	r6, #0
 8002c6c:	4d0c      	ldr	r5, [pc, #48]	; (8002ca0 <__libc_init_array+0x38>)
 8002c6e:	4c0d      	ldr	r4, [pc, #52]	; (8002ca4 <__libc_init_array+0x3c>)
 8002c70:	1b64      	subs	r4, r4, r5
 8002c72:	10a4      	asrs	r4, r4, #2
 8002c74:	42a6      	cmp	r6, r4
 8002c76:	d109      	bne.n	8002c8c <__libc_init_array+0x24>
 8002c78:	f001 f82c 	bl	8003cd4 <_init>
 8002c7c:	2600      	movs	r6, #0
 8002c7e:	4d0a      	ldr	r5, [pc, #40]	; (8002ca8 <__libc_init_array+0x40>)
 8002c80:	4c0a      	ldr	r4, [pc, #40]	; (8002cac <__libc_init_array+0x44>)
 8002c82:	1b64      	subs	r4, r4, r5
 8002c84:	10a4      	asrs	r4, r4, #2
 8002c86:	42a6      	cmp	r6, r4
 8002c88:	d105      	bne.n	8002c96 <__libc_init_array+0x2e>
 8002c8a:	bd70      	pop	{r4, r5, r6, pc}
 8002c8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c90:	4798      	blx	r3
 8002c92:	3601      	adds	r6, #1
 8002c94:	e7ee      	b.n	8002c74 <__libc_init_array+0xc>
 8002c96:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c9a:	4798      	blx	r3
 8002c9c:	3601      	adds	r6, #1
 8002c9e:	e7f2      	b.n	8002c86 <__libc_init_array+0x1e>
 8002ca0:	08003de8 	.word	0x08003de8
 8002ca4:	08003de8 	.word	0x08003de8
 8002ca8:	08003de8 	.word	0x08003de8
 8002cac:	08003dec 	.word	0x08003dec

08002cb0 <memset>:
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	4402      	add	r2, r0
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d100      	bne.n	8002cba <memset+0xa>
 8002cb8:	4770      	bx	lr
 8002cba:	f803 1b01 	strb.w	r1, [r3], #1
 8002cbe:	e7f9      	b.n	8002cb4 <memset+0x4>

08002cc0 <iprintf>:
 8002cc0:	b40f      	push	{r0, r1, r2, r3}
 8002cc2:	4b0a      	ldr	r3, [pc, #40]	; (8002cec <iprintf+0x2c>)
 8002cc4:	b513      	push	{r0, r1, r4, lr}
 8002cc6:	681c      	ldr	r4, [r3, #0]
 8002cc8:	b124      	cbz	r4, 8002cd4 <iprintf+0x14>
 8002cca:	69a3      	ldr	r3, [r4, #24]
 8002ccc:	b913      	cbnz	r3, 8002cd4 <iprintf+0x14>
 8002cce:	4620      	mov	r0, r4
 8002cd0:	f000 fa5a 	bl	8003188 <__sinit>
 8002cd4:	ab05      	add	r3, sp, #20
 8002cd6:	4620      	mov	r0, r4
 8002cd8:	9a04      	ldr	r2, [sp, #16]
 8002cda:	68a1      	ldr	r1, [r4, #8]
 8002cdc:	9301      	str	r3, [sp, #4]
 8002cde:	f000 fc5d 	bl	800359c <_vfiprintf_r>
 8002ce2:	b002      	add	sp, #8
 8002ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ce8:	b004      	add	sp, #16
 8002cea:	4770      	bx	lr
 8002cec:	2000000c 	.word	0x2000000c

08002cf0 <_puts_r>:
 8002cf0:	b570      	push	{r4, r5, r6, lr}
 8002cf2:	460e      	mov	r6, r1
 8002cf4:	4605      	mov	r5, r0
 8002cf6:	b118      	cbz	r0, 8002d00 <_puts_r+0x10>
 8002cf8:	6983      	ldr	r3, [r0, #24]
 8002cfa:	b90b      	cbnz	r3, 8002d00 <_puts_r+0x10>
 8002cfc:	f000 fa44 	bl	8003188 <__sinit>
 8002d00:	69ab      	ldr	r3, [r5, #24]
 8002d02:	68ac      	ldr	r4, [r5, #8]
 8002d04:	b913      	cbnz	r3, 8002d0c <_puts_r+0x1c>
 8002d06:	4628      	mov	r0, r5
 8002d08:	f000 fa3e 	bl	8003188 <__sinit>
 8002d0c:	4b2c      	ldr	r3, [pc, #176]	; (8002dc0 <_puts_r+0xd0>)
 8002d0e:	429c      	cmp	r4, r3
 8002d10:	d120      	bne.n	8002d54 <_puts_r+0x64>
 8002d12:	686c      	ldr	r4, [r5, #4]
 8002d14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d16:	07db      	lsls	r3, r3, #31
 8002d18:	d405      	bmi.n	8002d26 <_puts_r+0x36>
 8002d1a:	89a3      	ldrh	r3, [r4, #12]
 8002d1c:	0598      	lsls	r0, r3, #22
 8002d1e:	d402      	bmi.n	8002d26 <_puts_r+0x36>
 8002d20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d22:	f000 facf 	bl	80032c4 <__retarget_lock_acquire_recursive>
 8002d26:	89a3      	ldrh	r3, [r4, #12]
 8002d28:	0719      	lsls	r1, r3, #28
 8002d2a:	d51d      	bpl.n	8002d68 <_puts_r+0x78>
 8002d2c:	6923      	ldr	r3, [r4, #16]
 8002d2e:	b1db      	cbz	r3, 8002d68 <_puts_r+0x78>
 8002d30:	3e01      	subs	r6, #1
 8002d32:	68a3      	ldr	r3, [r4, #8]
 8002d34:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	60a3      	str	r3, [r4, #8]
 8002d3c:	bb39      	cbnz	r1, 8002d8e <_puts_r+0x9e>
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	da38      	bge.n	8002db4 <_puts_r+0xc4>
 8002d42:	4622      	mov	r2, r4
 8002d44:	210a      	movs	r1, #10
 8002d46:	4628      	mov	r0, r5
 8002d48:	f000 f848 	bl	8002ddc <__swbuf_r>
 8002d4c:	3001      	adds	r0, #1
 8002d4e:	d011      	beq.n	8002d74 <_puts_r+0x84>
 8002d50:	250a      	movs	r5, #10
 8002d52:	e011      	b.n	8002d78 <_puts_r+0x88>
 8002d54:	4b1b      	ldr	r3, [pc, #108]	; (8002dc4 <_puts_r+0xd4>)
 8002d56:	429c      	cmp	r4, r3
 8002d58:	d101      	bne.n	8002d5e <_puts_r+0x6e>
 8002d5a:	68ac      	ldr	r4, [r5, #8]
 8002d5c:	e7da      	b.n	8002d14 <_puts_r+0x24>
 8002d5e:	4b1a      	ldr	r3, [pc, #104]	; (8002dc8 <_puts_r+0xd8>)
 8002d60:	429c      	cmp	r4, r3
 8002d62:	bf08      	it	eq
 8002d64:	68ec      	ldreq	r4, [r5, #12]
 8002d66:	e7d5      	b.n	8002d14 <_puts_r+0x24>
 8002d68:	4621      	mov	r1, r4
 8002d6a:	4628      	mov	r0, r5
 8002d6c:	f000 f888 	bl	8002e80 <__swsetup_r>
 8002d70:	2800      	cmp	r0, #0
 8002d72:	d0dd      	beq.n	8002d30 <_puts_r+0x40>
 8002d74:	f04f 35ff 	mov.w	r5, #4294967295
 8002d78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d7a:	07da      	lsls	r2, r3, #31
 8002d7c:	d405      	bmi.n	8002d8a <_puts_r+0x9a>
 8002d7e:	89a3      	ldrh	r3, [r4, #12]
 8002d80:	059b      	lsls	r3, r3, #22
 8002d82:	d402      	bmi.n	8002d8a <_puts_r+0x9a>
 8002d84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d86:	f000 fa9e 	bl	80032c6 <__retarget_lock_release_recursive>
 8002d8a:	4628      	mov	r0, r5
 8002d8c:	bd70      	pop	{r4, r5, r6, pc}
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	da04      	bge.n	8002d9c <_puts_r+0xac>
 8002d92:	69a2      	ldr	r2, [r4, #24]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	dc06      	bgt.n	8002da6 <_puts_r+0xb6>
 8002d98:	290a      	cmp	r1, #10
 8002d9a:	d004      	beq.n	8002da6 <_puts_r+0xb6>
 8002d9c:	6823      	ldr	r3, [r4, #0]
 8002d9e:	1c5a      	adds	r2, r3, #1
 8002da0:	6022      	str	r2, [r4, #0]
 8002da2:	7019      	strb	r1, [r3, #0]
 8002da4:	e7c5      	b.n	8002d32 <_puts_r+0x42>
 8002da6:	4622      	mov	r2, r4
 8002da8:	4628      	mov	r0, r5
 8002daa:	f000 f817 	bl	8002ddc <__swbuf_r>
 8002dae:	3001      	adds	r0, #1
 8002db0:	d1bf      	bne.n	8002d32 <_puts_r+0x42>
 8002db2:	e7df      	b.n	8002d74 <_puts_r+0x84>
 8002db4:	250a      	movs	r5, #10
 8002db6:	6823      	ldr	r3, [r4, #0]
 8002db8:	1c5a      	adds	r2, r3, #1
 8002dba:	6022      	str	r2, [r4, #0]
 8002dbc:	701d      	strb	r5, [r3, #0]
 8002dbe:	e7db      	b.n	8002d78 <_puts_r+0x88>
 8002dc0:	08003d74 	.word	0x08003d74
 8002dc4:	08003d94 	.word	0x08003d94
 8002dc8:	08003d54 	.word	0x08003d54

08002dcc <puts>:
 8002dcc:	4b02      	ldr	r3, [pc, #8]	; (8002dd8 <puts+0xc>)
 8002dce:	4601      	mov	r1, r0
 8002dd0:	6818      	ldr	r0, [r3, #0]
 8002dd2:	f7ff bf8d 	b.w	8002cf0 <_puts_r>
 8002dd6:	bf00      	nop
 8002dd8:	2000000c 	.word	0x2000000c

08002ddc <__swbuf_r>:
 8002ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dde:	460e      	mov	r6, r1
 8002de0:	4614      	mov	r4, r2
 8002de2:	4605      	mov	r5, r0
 8002de4:	b118      	cbz	r0, 8002dee <__swbuf_r+0x12>
 8002de6:	6983      	ldr	r3, [r0, #24]
 8002de8:	b90b      	cbnz	r3, 8002dee <__swbuf_r+0x12>
 8002dea:	f000 f9cd 	bl	8003188 <__sinit>
 8002dee:	4b21      	ldr	r3, [pc, #132]	; (8002e74 <__swbuf_r+0x98>)
 8002df0:	429c      	cmp	r4, r3
 8002df2:	d12b      	bne.n	8002e4c <__swbuf_r+0x70>
 8002df4:	686c      	ldr	r4, [r5, #4]
 8002df6:	69a3      	ldr	r3, [r4, #24]
 8002df8:	60a3      	str	r3, [r4, #8]
 8002dfa:	89a3      	ldrh	r3, [r4, #12]
 8002dfc:	071a      	lsls	r2, r3, #28
 8002dfe:	d52f      	bpl.n	8002e60 <__swbuf_r+0x84>
 8002e00:	6923      	ldr	r3, [r4, #16]
 8002e02:	b36b      	cbz	r3, 8002e60 <__swbuf_r+0x84>
 8002e04:	6923      	ldr	r3, [r4, #16]
 8002e06:	6820      	ldr	r0, [r4, #0]
 8002e08:	b2f6      	uxtb	r6, r6
 8002e0a:	1ac0      	subs	r0, r0, r3
 8002e0c:	6963      	ldr	r3, [r4, #20]
 8002e0e:	4637      	mov	r7, r6
 8002e10:	4283      	cmp	r3, r0
 8002e12:	dc04      	bgt.n	8002e1e <__swbuf_r+0x42>
 8002e14:	4621      	mov	r1, r4
 8002e16:	4628      	mov	r0, r5
 8002e18:	f000 f922 	bl	8003060 <_fflush_r>
 8002e1c:	bb30      	cbnz	r0, 8002e6c <__swbuf_r+0x90>
 8002e1e:	68a3      	ldr	r3, [r4, #8]
 8002e20:	3001      	adds	r0, #1
 8002e22:	3b01      	subs	r3, #1
 8002e24:	60a3      	str	r3, [r4, #8]
 8002e26:	6823      	ldr	r3, [r4, #0]
 8002e28:	1c5a      	adds	r2, r3, #1
 8002e2a:	6022      	str	r2, [r4, #0]
 8002e2c:	701e      	strb	r6, [r3, #0]
 8002e2e:	6963      	ldr	r3, [r4, #20]
 8002e30:	4283      	cmp	r3, r0
 8002e32:	d004      	beq.n	8002e3e <__swbuf_r+0x62>
 8002e34:	89a3      	ldrh	r3, [r4, #12]
 8002e36:	07db      	lsls	r3, r3, #31
 8002e38:	d506      	bpl.n	8002e48 <__swbuf_r+0x6c>
 8002e3a:	2e0a      	cmp	r6, #10
 8002e3c:	d104      	bne.n	8002e48 <__swbuf_r+0x6c>
 8002e3e:	4621      	mov	r1, r4
 8002e40:	4628      	mov	r0, r5
 8002e42:	f000 f90d 	bl	8003060 <_fflush_r>
 8002e46:	b988      	cbnz	r0, 8002e6c <__swbuf_r+0x90>
 8002e48:	4638      	mov	r0, r7
 8002e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e4c:	4b0a      	ldr	r3, [pc, #40]	; (8002e78 <__swbuf_r+0x9c>)
 8002e4e:	429c      	cmp	r4, r3
 8002e50:	d101      	bne.n	8002e56 <__swbuf_r+0x7a>
 8002e52:	68ac      	ldr	r4, [r5, #8]
 8002e54:	e7cf      	b.n	8002df6 <__swbuf_r+0x1a>
 8002e56:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <__swbuf_r+0xa0>)
 8002e58:	429c      	cmp	r4, r3
 8002e5a:	bf08      	it	eq
 8002e5c:	68ec      	ldreq	r4, [r5, #12]
 8002e5e:	e7ca      	b.n	8002df6 <__swbuf_r+0x1a>
 8002e60:	4621      	mov	r1, r4
 8002e62:	4628      	mov	r0, r5
 8002e64:	f000 f80c 	bl	8002e80 <__swsetup_r>
 8002e68:	2800      	cmp	r0, #0
 8002e6a:	d0cb      	beq.n	8002e04 <__swbuf_r+0x28>
 8002e6c:	f04f 37ff 	mov.w	r7, #4294967295
 8002e70:	e7ea      	b.n	8002e48 <__swbuf_r+0x6c>
 8002e72:	bf00      	nop
 8002e74:	08003d74 	.word	0x08003d74
 8002e78:	08003d94 	.word	0x08003d94
 8002e7c:	08003d54 	.word	0x08003d54

08002e80 <__swsetup_r>:
 8002e80:	4b32      	ldr	r3, [pc, #200]	; (8002f4c <__swsetup_r+0xcc>)
 8002e82:	b570      	push	{r4, r5, r6, lr}
 8002e84:	681d      	ldr	r5, [r3, #0]
 8002e86:	4606      	mov	r6, r0
 8002e88:	460c      	mov	r4, r1
 8002e8a:	b125      	cbz	r5, 8002e96 <__swsetup_r+0x16>
 8002e8c:	69ab      	ldr	r3, [r5, #24]
 8002e8e:	b913      	cbnz	r3, 8002e96 <__swsetup_r+0x16>
 8002e90:	4628      	mov	r0, r5
 8002e92:	f000 f979 	bl	8003188 <__sinit>
 8002e96:	4b2e      	ldr	r3, [pc, #184]	; (8002f50 <__swsetup_r+0xd0>)
 8002e98:	429c      	cmp	r4, r3
 8002e9a:	d10f      	bne.n	8002ebc <__swsetup_r+0x3c>
 8002e9c:	686c      	ldr	r4, [r5, #4]
 8002e9e:	89a3      	ldrh	r3, [r4, #12]
 8002ea0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ea4:	0719      	lsls	r1, r3, #28
 8002ea6:	d42c      	bmi.n	8002f02 <__swsetup_r+0x82>
 8002ea8:	06dd      	lsls	r5, r3, #27
 8002eaa:	d411      	bmi.n	8002ed0 <__swsetup_r+0x50>
 8002eac:	2309      	movs	r3, #9
 8002eae:	6033      	str	r3, [r6, #0]
 8002eb0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb8:	81a3      	strh	r3, [r4, #12]
 8002eba:	e03e      	b.n	8002f3a <__swsetup_r+0xba>
 8002ebc:	4b25      	ldr	r3, [pc, #148]	; (8002f54 <__swsetup_r+0xd4>)
 8002ebe:	429c      	cmp	r4, r3
 8002ec0:	d101      	bne.n	8002ec6 <__swsetup_r+0x46>
 8002ec2:	68ac      	ldr	r4, [r5, #8]
 8002ec4:	e7eb      	b.n	8002e9e <__swsetup_r+0x1e>
 8002ec6:	4b24      	ldr	r3, [pc, #144]	; (8002f58 <__swsetup_r+0xd8>)
 8002ec8:	429c      	cmp	r4, r3
 8002eca:	bf08      	it	eq
 8002ecc:	68ec      	ldreq	r4, [r5, #12]
 8002ece:	e7e6      	b.n	8002e9e <__swsetup_r+0x1e>
 8002ed0:	0758      	lsls	r0, r3, #29
 8002ed2:	d512      	bpl.n	8002efa <__swsetup_r+0x7a>
 8002ed4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ed6:	b141      	cbz	r1, 8002eea <__swsetup_r+0x6a>
 8002ed8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002edc:	4299      	cmp	r1, r3
 8002ede:	d002      	beq.n	8002ee6 <__swsetup_r+0x66>
 8002ee0:	4630      	mov	r0, r6
 8002ee2:	f000 fa57 	bl	8003394 <_free_r>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	6363      	str	r3, [r4, #52]	; 0x34
 8002eea:	89a3      	ldrh	r3, [r4, #12]
 8002eec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002ef0:	81a3      	strh	r3, [r4, #12]
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	6063      	str	r3, [r4, #4]
 8002ef6:	6923      	ldr	r3, [r4, #16]
 8002ef8:	6023      	str	r3, [r4, #0]
 8002efa:	89a3      	ldrh	r3, [r4, #12]
 8002efc:	f043 0308 	orr.w	r3, r3, #8
 8002f00:	81a3      	strh	r3, [r4, #12]
 8002f02:	6923      	ldr	r3, [r4, #16]
 8002f04:	b94b      	cbnz	r3, 8002f1a <__swsetup_r+0x9a>
 8002f06:	89a3      	ldrh	r3, [r4, #12]
 8002f08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002f0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f10:	d003      	beq.n	8002f1a <__swsetup_r+0x9a>
 8002f12:	4621      	mov	r1, r4
 8002f14:	4630      	mov	r0, r6
 8002f16:	f000 f9fd 	bl	8003314 <__smakebuf_r>
 8002f1a:	89a0      	ldrh	r0, [r4, #12]
 8002f1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f20:	f010 0301 	ands.w	r3, r0, #1
 8002f24:	d00a      	beq.n	8002f3c <__swsetup_r+0xbc>
 8002f26:	2300      	movs	r3, #0
 8002f28:	60a3      	str	r3, [r4, #8]
 8002f2a:	6963      	ldr	r3, [r4, #20]
 8002f2c:	425b      	negs	r3, r3
 8002f2e:	61a3      	str	r3, [r4, #24]
 8002f30:	6923      	ldr	r3, [r4, #16]
 8002f32:	b943      	cbnz	r3, 8002f46 <__swsetup_r+0xc6>
 8002f34:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002f38:	d1ba      	bne.n	8002eb0 <__swsetup_r+0x30>
 8002f3a:	bd70      	pop	{r4, r5, r6, pc}
 8002f3c:	0781      	lsls	r1, r0, #30
 8002f3e:	bf58      	it	pl
 8002f40:	6963      	ldrpl	r3, [r4, #20]
 8002f42:	60a3      	str	r3, [r4, #8]
 8002f44:	e7f4      	b.n	8002f30 <__swsetup_r+0xb0>
 8002f46:	2000      	movs	r0, #0
 8002f48:	e7f7      	b.n	8002f3a <__swsetup_r+0xba>
 8002f4a:	bf00      	nop
 8002f4c:	2000000c 	.word	0x2000000c
 8002f50:	08003d74 	.word	0x08003d74
 8002f54:	08003d94 	.word	0x08003d94
 8002f58:	08003d54 	.word	0x08003d54

08002f5c <__sflush_r>:
 8002f5c:	898a      	ldrh	r2, [r1, #12]
 8002f5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f60:	4605      	mov	r5, r0
 8002f62:	0710      	lsls	r0, r2, #28
 8002f64:	460c      	mov	r4, r1
 8002f66:	d457      	bmi.n	8003018 <__sflush_r+0xbc>
 8002f68:	684b      	ldr	r3, [r1, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	dc04      	bgt.n	8002f78 <__sflush_r+0x1c>
 8002f6e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	dc01      	bgt.n	8002f78 <__sflush_r+0x1c>
 8002f74:	2000      	movs	r0, #0
 8002f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f7a:	2e00      	cmp	r6, #0
 8002f7c:	d0fa      	beq.n	8002f74 <__sflush_r+0x18>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002f84:	682f      	ldr	r7, [r5, #0]
 8002f86:	602b      	str	r3, [r5, #0]
 8002f88:	d032      	beq.n	8002ff0 <__sflush_r+0x94>
 8002f8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f8c:	89a3      	ldrh	r3, [r4, #12]
 8002f8e:	075a      	lsls	r2, r3, #29
 8002f90:	d505      	bpl.n	8002f9e <__sflush_r+0x42>
 8002f92:	6863      	ldr	r3, [r4, #4]
 8002f94:	1ac0      	subs	r0, r0, r3
 8002f96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f98:	b10b      	cbz	r3, 8002f9e <__sflush_r+0x42>
 8002f9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f9c:	1ac0      	subs	r0, r0, r3
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002fa4:	4628      	mov	r0, r5
 8002fa6:	6a21      	ldr	r1, [r4, #32]
 8002fa8:	47b0      	blx	r6
 8002faa:	1c43      	adds	r3, r0, #1
 8002fac:	89a3      	ldrh	r3, [r4, #12]
 8002fae:	d106      	bne.n	8002fbe <__sflush_r+0x62>
 8002fb0:	6829      	ldr	r1, [r5, #0]
 8002fb2:	291d      	cmp	r1, #29
 8002fb4:	d82c      	bhi.n	8003010 <__sflush_r+0xb4>
 8002fb6:	4a29      	ldr	r2, [pc, #164]	; (800305c <__sflush_r+0x100>)
 8002fb8:	40ca      	lsrs	r2, r1
 8002fba:	07d6      	lsls	r6, r2, #31
 8002fbc:	d528      	bpl.n	8003010 <__sflush_r+0xb4>
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	6062      	str	r2, [r4, #4]
 8002fc2:	6922      	ldr	r2, [r4, #16]
 8002fc4:	04d9      	lsls	r1, r3, #19
 8002fc6:	6022      	str	r2, [r4, #0]
 8002fc8:	d504      	bpl.n	8002fd4 <__sflush_r+0x78>
 8002fca:	1c42      	adds	r2, r0, #1
 8002fcc:	d101      	bne.n	8002fd2 <__sflush_r+0x76>
 8002fce:	682b      	ldr	r3, [r5, #0]
 8002fd0:	b903      	cbnz	r3, 8002fd4 <__sflush_r+0x78>
 8002fd2:	6560      	str	r0, [r4, #84]	; 0x54
 8002fd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fd6:	602f      	str	r7, [r5, #0]
 8002fd8:	2900      	cmp	r1, #0
 8002fda:	d0cb      	beq.n	8002f74 <__sflush_r+0x18>
 8002fdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fe0:	4299      	cmp	r1, r3
 8002fe2:	d002      	beq.n	8002fea <__sflush_r+0x8e>
 8002fe4:	4628      	mov	r0, r5
 8002fe6:	f000 f9d5 	bl	8003394 <_free_r>
 8002fea:	2000      	movs	r0, #0
 8002fec:	6360      	str	r0, [r4, #52]	; 0x34
 8002fee:	e7c2      	b.n	8002f76 <__sflush_r+0x1a>
 8002ff0:	6a21      	ldr	r1, [r4, #32]
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	4628      	mov	r0, r5
 8002ff6:	47b0      	blx	r6
 8002ff8:	1c41      	adds	r1, r0, #1
 8002ffa:	d1c7      	bne.n	8002f8c <__sflush_r+0x30>
 8002ffc:	682b      	ldr	r3, [r5, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0c4      	beq.n	8002f8c <__sflush_r+0x30>
 8003002:	2b1d      	cmp	r3, #29
 8003004:	d001      	beq.n	800300a <__sflush_r+0xae>
 8003006:	2b16      	cmp	r3, #22
 8003008:	d101      	bne.n	800300e <__sflush_r+0xb2>
 800300a:	602f      	str	r7, [r5, #0]
 800300c:	e7b2      	b.n	8002f74 <__sflush_r+0x18>
 800300e:	89a3      	ldrh	r3, [r4, #12]
 8003010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003014:	81a3      	strh	r3, [r4, #12]
 8003016:	e7ae      	b.n	8002f76 <__sflush_r+0x1a>
 8003018:	690f      	ldr	r7, [r1, #16]
 800301a:	2f00      	cmp	r7, #0
 800301c:	d0aa      	beq.n	8002f74 <__sflush_r+0x18>
 800301e:	0793      	lsls	r3, r2, #30
 8003020:	bf18      	it	ne
 8003022:	2300      	movne	r3, #0
 8003024:	680e      	ldr	r6, [r1, #0]
 8003026:	bf08      	it	eq
 8003028:	694b      	ldreq	r3, [r1, #20]
 800302a:	1bf6      	subs	r6, r6, r7
 800302c:	600f      	str	r7, [r1, #0]
 800302e:	608b      	str	r3, [r1, #8]
 8003030:	2e00      	cmp	r6, #0
 8003032:	dd9f      	ble.n	8002f74 <__sflush_r+0x18>
 8003034:	4633      	mov	r3, r6
 8003036:	463a      	mov	r2, r7
 8003038:	4628      	mov	r0, r5
 800303a:	6a21      	ldr	r1, [r4, #32]
 800303c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003040:	47e0      	blx	ip
 8003042:	2800      	cmp	r0, #0
 8003044:	dc06      	bgt.n	8003054 <__sflush_r+0xf8>
 8003046:	89a3      	ldrh	r3, [r4, #12]
 8003048:	f04f 30ff 	mov.w	r0, #4294967295
 800304c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003050:	81a3      	strh	r3, [r4, #12]
 8003052:	e790      	b.n	8002f76 <__sflush_r+0x1a>
 8003054:	4407      	add	r7, r0
 8003056:	1a36      	subs	r6, r6, r0
 8003058:	e7ea      	b.n	8003030 <__sflush_r+0xd4>
 800305a:	bf00      	nop
 800305c:	20400001 	.word	0x20400001

08003060 <_fflush_r>:
 8003060:	b538      	push	{r3, r4, r5, lr}
 8003062:	690b      	ldr	r3, [r1, #16]
 8003064:	4605      	mov	r5, r0
 8003066:	460c      	mov	r4, r1
 8003068:	b913      	cbnz	r3, 8003070 <_fflush_r+0x10>
 800306a:	2500      	movs	r5, #0
 800306c:	4628      	mov	r0, r5
 800306e:	bd38      	pop	{r3, r4, r5, pc}
 8003070:	b118      	cbz	r0, 800307a <_fflush_r+0x1a>
 8003072:	6983      	ldr	r3, [r0, #24]
 8003074:	b90b      	cbnz	r3, 800307a <_fflush_r+0x1a>
 8003076:	f000 f887 	bl	8003188 <__sinit>
 800307a:	4b14      	ldr	r3, [pc, #80]	; (80030cc <_fflush_r+0x6c>)
 800307c:	429c      	cmp	r4, r3
 800307e:	d11b      	bne.n	80030b8 <_fflush_r+0x58>
 8003080:	686c      	ldr	r4, [r5, #4]
 8003082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d0ef      	beq.n	800306a <_fflush_r+0xa>
 800308a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800308c:	07d0      	lsls	r0, r2, #31
 800308e:	d404      	bmi.n	800309a <_fflush_r+0x3a>
 8003090:	0599      	lsls	r1, r3, #22
 8003092:	d402      	bmi.n	800309a <_fflush_r+0x3a>
 8003094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003096:	f000 f915 	bl	80032c4 <__retarget_lock_acquire_recursive>
 800309a:	4628      	mov	r0, r5
 800309c:	4621      	mov	r1, r4
 800309e:	f7ff ff5d 	bl	8002f5c <__sflush_r>
 80030a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030a4:	4605      	mov	r5, r0
 80030a6:	07da      	lsls	r2, r3, #31
 80030a8:	d4e0      	bmi.n	800306c <_fflush_r+0xc>
 80030aa:	89a3      	ldrh	r3, [r4, #12]
 80030ac:	059b      	lsls	r3, r3, #22
 80030ae:	d4dd      	bmi.n	800306c <_fflush_r+0xc>
 80030b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030b2:	f000 f908 	bl	80032c6 <__retarget_lock_release_recursive>
 80030b6:	e7d9      	b.n	800306c <_fflush_r+0xc>
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <_fflush_r+0x70>)
 80030ba:	429c      	cmp	r4, r3
 80030bc:	d101      	bne.n	80030c2 <_fflush_r+0x62>
 80030be:	68ac      	ldr	r4, [r5, #8]
 80030c0:	e7df      	b.n	8003082 <_fflush_r+0x22>
 80030c2:	4b04      	ldr	r3, [pc, #16]	; (80030d4 <_fflush_r+0x74>)
 80030c4:	429c      	cmp	r4, r3
 80030c6:	bf08      	it	eq
 80030c8:	68ec      	ldreq	r4, [r5, #12]
 80030ca:	e7da      	b.n	8003082 <_fflush_r+0x22>
 80030cc:	08003d74 	.word	0x08003d74
 80030d0:	08003d94 	.word	0x08003d94
 80030d4:	08003d54 	.word	0x08003d54

080030d8 <std>:
 80030d8:	2300      	movs	r3, #0
 80030da:	b510      	push	{r4, lr}
 80030dc:	4604      	mov	r4, r0
 80030de:	e9c0 3300 	strd	r3, r3, [r0]
 80030e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80030e6:	6083      	str	r3, [r0, #8]
 80030e8:	8181      	strh	r1, [r0, #12]
 80030ea:	6643      	str	r3, [r0, #100]	; 0x64
 80030ec:	81c2      	strh	r2, [r0, #14]
 80030ee:	6183      	str	r3, [r0, #24]
 80030f0:	4619      	mov	r1, r3
 80030f2:	2208      	movs	r2, #8
 80030f4:	305c      	adds	r0, #92	; 0x5c
 80030f6:	f7ff fddb 	bl	8002cb0 <memset>
 80030fa:	4b05      	ldr	r3, [pc, #20]	; (8003110 <std+0x38>)
 80030fc:	6224      	str	r4, [r4, #32]
 80030fe:	6263      	str	r3, [r4, #36]	; 0x24
 8003100:	4b04      	ldr	r3, [pc, #16]	; (8003114 <std+0x3c>)
 8003102:	62a3      	str	r3, [r4, #40]	; 0x28
 8003104:	4b04      	ldr	r3, [pc, #16]	; (8003118 <std+0x40>)
 8003106:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003108:	4b04      	ldr	r3, [pc, #16]	; (800311c <std+0x44>)
 800310a:	6323      	str	r3, [r4, #48]	; 0x30
 800310c:	bd10      	pop	{r4, pc}
 800310e:	bf00      	nop
 8003110:	08003b49 	.word	0x08003b49
 8003114:	08003b6b 	.word	0x08003b6b
 8003118:	08003ba3 	.word	0x08003ba3
 800311c:	08003bc7 	.word	0x08003bc7

08003120 <_cleanup_r>:
 8003120:	4901      	ldr	r1, [pc, #4]	; (8003128 <_cleanup_r+0x8>)
 8003122:	f000 b8af 	b.w	8003284 <_fwalk_reent>
 8003126:	bf00      	nop
 8003128:	08003061 	.word	0x08003061

0800312c <__sfmoreglue>:
 800312c:	2268      	movs	r2, #104	; 0x68
 800312e:	b570      	push	{r4, r5, r6, lr}
 8003130:	1e4d      	subs	r5, r1, #1
 8003132:	4355      	muls	r5, r2
 8003134:	460e      	mov	r6, r1
 8003136:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800313a:	f000 f993 	bl	8003464 <_malloc_r>
 800313e:	4604      	mov	r4, r0
 8003140:	b140      	cbz	r0, 8003154 <__sfmoreglue+0x28>
 8003142:	2100      	movs	r1, #0
 8003144:	e9c0 1600 	strd	r1, r6, [r0]
 8003148:	300c      	adds	r0, #12
 800314a:	60a0      	str	r0, [r4, #8]
 800314c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003150:	f7ff fdae 	bl	8002cb0 <memset>
 8003154:	4620      	mov	r0, r4
 8003156:	bd70      	pop	{r4, r5, r6, pc}

08003158 <__sfp_lock_acquire>:
 8003158:	4801      	ldr	r0, [pc, #4]	; (8003160 <__sfp_lock_acquire+0x8>)
 800315a:	f000 b8b3 	b.w	80032c4 <__retarget_lock_acquire_recursive>
 800315e:	bf00      	nop
 8003160:	20000159 	.word	0x20000159

08003164 <__sfp_lock_release>:
 8003164:	4801      	ldr	r0, [pc, #4]	; (800316c <__sfp_lock_release+0x8>)
 8003166:	f000 b8ae 	b.w	80032c6 <__retarget_lock_release_recursive>
 800316a:	bf00      	nop
 800316c:	20000159 	.word	0x20000159

08003170 <__sinit_lock_acquire>:
 8003170:	4801      	ldr	r0, [pc, #4]	; (8003178 <__sinit_lock_acquire+0x8>)
 8003172:	f000 b8a7 	b.w	80032c4 <__retarget_lock_acquire_recursive>
 8003176:	bf00      	nop
 8003178:	2000015a 	.word	0x2000015a

0800317c <__sinit_lock_release>:
 800317c:	4801      	ldr	r0, [pc, #4]	; (8003184 <__sinit_lock_release+0x8>)
 800317e:	f000 b8a2 	b.w	80032c6 <__retarget_lock_release_recursive>
 8003182:	bf00      	nop
 8003184:	2000015a 	.word	0x2000015a

08003188 <__sinit>:
 8003188:	b510      	push	{r4, lr}
 800318a:	4604      	mov	r4, r0
 800318c:	f7ff fff0 	bl	8003170 <__sinit_lock_acquire>
 8003190:	69a3      	ldr	r3, [r4, #24]
 8003192:	b11b      	cbz	r3, 800319c <__sinit+0x14>
 8003194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003198:	f7ff bff0 	b.w	800317c <__sinit_lock_release>
 800319c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80031a0:	6523      	str	r3, [r4, #80]	; 0x50
 80031a2:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <__sinit+0x68>)
 80031a4:	4a13      	ldr	r2, [pc, #76]	; (80031f4 <__sinit+0x6c>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	62a2      	str	r2, [r4, #40]	; 0x28
 80031aa:	42a3      	cmp	r3, r4
 80031ac:	bf08      	it	eq
 80031ae:	2301      	moveq	r3, #1
 80031b0:	4620      	mov	r0, r4
 80031b2:	bf08      	it	eq
 80031b4:	61a3      	streq	r3, [r4, #24]
 80031b6:	f000 f81f 	bl	80031f8 <__sfp>
 80031ba:	6060      	str	r0, [r4, #4]
 80031bc:	4620      	mov	r0, r4
 80031be:	f000 f81b 	bl	80031f8 <__sfp>
 80031c2:	60a0      	str	r0, [r4, #8]
 80031c4:	4620      	mov	r0, r4
 80031c6:	f000 f817 	bl	80031f8 <__sfp>
 80031ca:	2200      	movs	r2, #0
 80031cc:	2104      	movs	r1, #4
 80031ce:	60e0      	str	r0, [r4, #12]
 80031d0:	6860      	ldr	r0, [r4, #4]
 80031d2:	f7ff ff81 	bl	80030d8 <std>
 80031d6:	2201      	movs	r2, #1
 80031d8:	2109      	movs	r1, #9
 80031da:	68a0      	ldr	r0, [r4, #8]
 80031dc:	f7ff ff7c 	bl	80030d8 <std>
 80031e0:	2202      	movs	r2, #2
 80031e2:	2112      	movs	r1, #18
 80031e4:	68e0      	ldr	r0, [r4, #12]
 80031e6:	f7ff ff77 	bl	80030d8 <std>
 80031ea:	2301      	movs	r3, #1
 80031ec:	61a3      	str	r3, [r4, #24]
 80031ee:	e7d1      	b.n	8003194 <__sinit+0xc>
 80031f0:	08003d50 	.word	0x08003d50
 80031f4:	08003121 	.word	0x08003121

080031f8 <__sfp>:
 80031f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fa:	4607      	mov	r7, r0
 80031fc:	f7ff ffac 	bl	8003158 <__sfp_lock_acquire>
 8003200:	4b1e      	ldr	r3, [pc, #120]	; (800327c <__sfp+0x84>)
 8003202:	681e      	ldr	r6, [r3, #0]
 8003204:	69b3      	ldr	r3, [r6, #24]
 8003206:	b913      	cbnz	r3, 800320e <__sfp+0x16>
 8003208:	4630      	mov	r0, r6
 800320a:	f7ff ffbd 	bl	8003188 <__sinit>
 800320e:	3648      	adds	r6, #72	; 0x48
 8003210:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003214:	3b01      	subs	r3, #1
 8003216:	d503      	bpl.n	8003220 <__sfp+0x28>
 8003218:	6833      	ldr	r3, [r6, #0]
 800321a:	b30b      	cbz	r3, 8003260 <__sfp+0x68>
 800321c:	6836      	ldr	r6, [r6, #0]
 800321e:	e7f7      	b.n	8003210 <__sfp+0x18>
 8003220:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003224:	b9d5      	cbnz	r5, 800325c <__sfp+0x64>
 8003226:	4b16      	ldr	r3, [pc, #88]	; (8003280 <__sfp+0x88>)
 8003228:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800322c:	60e3      	str	r3, [r4, #12]
 800322e:	6665      	str	r5, [r4, #100]	; 0x64
 8003230:	f000 f847 	bl	80032c2 <__retarget_lock_init_recursive>
 8003234:	f7ff ff96 	bl	8003164 <__sfp_lock_release>
 8003238:	2208      	movs	r2, #8
 800323a:	4629      	mov	r1, r5
 800323c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003240:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003244:	6025      	str	r5, [r4, #0]
 8003246:	61a5      	str	r5, [r4, #24]
 8003248:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800324c:	f7ff fd30 	bl	8002cb0 <memset>
 8003250:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003254:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003258:	4620      	mov	r0, r4
 800325a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800325c:	3468      	adds	r4, #104	; 0x68
 800325e:	e7d9      	b.n	8003214 <__sfp+0x1c>
 8003260:	2104      	movs	r1, #4
 8003262:	4638      	mov	r0, r7
 8003264:	f7ff ff62 	bl	800312c <__sfmoreglue>
 8003268:	4604      	mov	r4, r0
 800326a:	6030      	str	r0, [r6, #0]
 800326c:	2800      	cmp	r0, #0
 800326e:	d1d5      	bne.n	800321c <__sfp+0x24>
 8003270:	f7ff ff78 	bl	8003164 <__sfp_lock_release>
 8003274:	230c      	movs	r3, #12
 8003276:	603b      	str	r3, [r7, #0]
 8003278:	e7ee      	b.n	8003258 <__sfp+0x60>
 800327a:	bf00      	nop
 800327c:	08003d50 	.word	0x08003d50
 8003280:	ffff0001 	.word	0xffff0001

08003284 <_fwalk_reent>:
 8003284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003288:	4606      	mov	r6, r0
 800328a:	4688      	mov	r8, r1
 800328c:	2700      	movs	r7, #0
 800328e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003292:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003296:	f1b9 0901 	subs.w	r9, r9, #1
 800329a:	d505      	bpl.n	80032a8 <_fwalk_reent+0x24>
 800329c:	6824      	ldr	r4, [r4, #0]
 800329e:	2c00      	cmp	r4, #0
 80032a0:	d1f7      	bne.n	8003292 <_fwalk_reent+0xe>
 80032a2:	4638      	mov	r0, r7
 80032a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032a8:	89ab      	ldrh	r3, [r5, #12]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d907      	bls.n	80032be <_fwalk_reent+0x3a>
 80032ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032b2:	3301      	adds	r3, #1
 80032b4:	d003      	beq.n	80032be <_fwalk_reent+0x3a>
 80032b6:	4629      	mov	r1, r5
 80032b8:	4630      	mov	r0, r6
 80032ba:	47c0      	blx	r8
 80032bc:	4307      	orrs	r7, r0
 80032be:	3568      	adds	r5, #104	; 0x68
 80032c0:	e7e9      	b.n	8003296 <_fwalk_reent+0x12>

080032c2 <__retarget_lock_init_recursive>:
 80032c2:	4770      	bx	lr

080032c4 <__retarget_lock_acquire_recursive>:
 80032c4:	4770      	bx	lr

080032c6 <__retarget_lock_release_recursive>:
 80032c6:	4770      	bx	lr

080032c8 <__swhatbuf_r>:
 80032c8:	b570      	push	{r4, r5, r6, lr}
 80032ca:	460e      	mov	r6, r1
 80032cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032d0:	4614      	mov	r4, r2
 80032d2:	2900      	cmp	r1, #0
 80032d4:	461d      	mov	r5, r3
 80032d6:	b096      	sub	sp, #88	; 0x58
 80032d8:	da08      	bge.n	80032ec <__swhatbuf_r+0x24>
 80032da:	2200      	movs	r2, #0
 80032dc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80032e0:	602a      	str	r2, [r5, #0]
 80032e2:	061a      	lsls	r2, r3, #24
 80032e4:	d410      	bmi.n	8003308 <__swhatbuf_r+0x40>
 80032e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032ea:	e00e      	b.n	800330a <__swhatbuf_r+0x42>
 80032ec:	466a      	mov	r2, sp
 80032ee:	f000 fc91 	bl	8003c14 <_fstat_r>
 80032f2:	2800      	cmp	r0, #0
 80032f4:	dbf1      	blt.n	80032da <__swhatbuf_r+0x12>
 80032f6:	9a01      	ldr	r2, [sp, #4]
 80032f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80032fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003300:	425a      	negs	r2, r3
 8003302:	415a      	adcs	r2, r3
 8003304:	602a      	str	r2, [r5, #0]
 8003306:	e7ee      	b.n	80032e6 <__swhatbuf_r+0x1e>
 8003308:	2340      	movs	r3, #64	; 0x40
 800330a:	2000      	movs	r0, #0
 800330c:	6023      	str	r3, [r4, #0]
 800330e:	b016      	add	sp, #88	; 0x58
 8003310:	bd70      	pop	{r4, r5, r6, pc}
	...

08003314 <__smakebuf_r>:
 8003314:	898b      	ldrh	r3, [r1, #12]
 8003316:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003318:	079d      	lsls	r5, r3, #30
 800331a:	4606      	mov	r6, r0
 800331c:	460c      	mov	r4, r1
 800331e:	d507      	bpl.n	8003330 <__smakebuf_r+0x1c>
 8003320:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003324:	6023      	str	r3, [r4, #0]
 8003326:	6123      	str	r3, [r4, #16]
 8003328:	2301      	movs	r3, #1
 800332a:	6163      	str	r3, [r4, #20]
 800332c:	b002      	add	sp, #8
 800332e:	bd70      	pop	{r4, r5, r6, pc}
 8003330:	466a      	mov	r2, sp
 8003332:	ab01      	add	r3, sp, #4
 8003334:	f7ff ffc8 	bl	80032c8 <__swhatbuf_r>
 8003338:	9900      	ldr	r1, [sp, #0]
 800333a:	4605      	mov	r5, r0
 800333c:	4630      	mov	r0, r6
 800333e:	f000 f891 	bl	8003464 <_malloc_r>
 8003342:	b948      	cbnz	r0, 8003358 <__smakebuf_r+0x44>
 8003344:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003348:	059a      	lsls	r2, r3, #22
 800334a:	d4ef      	bmi.n	800332c <__smakebuf_r+0x18>
 800334c:	f023 0303 	bic.w	r3, r3, #3
 8003350:	f043 0302 	orr.w	r3, r3, #2
 8003354:	81a3      	strh	r3, [r4, #12]
 8003356:	e7e3      	b.n	8003320 <__smakebuf_r+0xc>
 8003358:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <__smakebuf_r+0x7c>)
 800335a:	62b3      	str	r3, [r6, #40]	; 0x28
 800335c:	89a3      	ldrh	r3, [r4, #12]
 800335e:	6020      	str	r0, [r4, #0]
 8003360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003364:	81a3      	strh	r3, [r4, #12]
 8003366:	9b00      	ldr	r3, [sp, #0]
 8003368:	6120      	str	r0, [r4, #16]
 800336a:	6163      	str	r3, [r4, #20]
 800336c:	9b01      	ldr	r3, [sp, #4]
 800336e:	b15b      	cbz	r3, 8003388 <__smakebuf_r+0x74>
 8003370:	4630      	mov	r0, r6
 8003372:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003376:	f000 fc5f 	bl	8003c38 <_isatty_r>
 800337a:	b128      	cbz	r0, 8003388 <__smakebuf_r+0x74>
 800337c:	89a3      	ldrh	r3, [r4, #12]
 800337e:	f023 0303 	bic.w	r3, r3, #3
 8003382:	f043 0301 	orr.w	r3, r3, #1
 8003386:	81a3      	strh	r3, [r4, #12]
 8003388:	89a0      	ldrh	r0, [r4, #12]
 800338a:	4305      	orrs	r5, r0
 800338c:	81a5      	strh	r5, [r4, #12]
 800338e:	e7cd      	b.n	800332c <__smakebuf_r+0x18>
 8003390:	08003121 	.word	0x08003121

08003394 <_free_r>:
 8003394:	b538      	push	{r3, r4, r5, lr}
 8003396:	4605      	mov	r5, r0
 8003398:	2900      	cmp	r1, #0
 800339a:	d040      	beq.n	800341e <_free_r+0x8a>
 800339c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033a0:	1f0c      	subs	r4, r1, #4
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	bfb8      	it	lt
 80033a6:	18e4      	addlt	r4, r4, r3
 80033a8:	f000 fc76 	bl	8003c98 <__malloc_lock>
 80033ac:	4a1c      	ldr	r2, [pc, #112]	; (8003420 <_free_r+0x8c>)
 80033ae:	6813      	ldr	r3, [r2, #0]
 80033b0:	b933      	cbnz	r3, 80033c0 <_free_r+0x2c>
 80033b2:	6063      	str	r3, [r4, #4]
 80033b4:	6014      	str	r4, [r2, #0]
 80033b6:	4628      	mov	r0, r5
 80033b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033bc:	f000 bc72 	b.w	8003ca4 <__malloc_unlock>
 80033c0:	42a3      	cmp	r3, r4
 80033c2:	d908      	bls.n	80033d6 <_free_r+0x42>
 80033c4:	6820      	ldr	r0, [r4, #0]
 80033c6:	1821      	adds	r1, r4, r0
 80033c8:	428b      	cmp	r3, r1
 80033ca:	bf01      	itttt	eq
 80033cc:	6819      	ldreq	r1, [r3, #0]
 80033ce:	685b      	ldreq	r3, [r3, #4]
 80033d0:	1809      	addeq	r1, r1, r0
 80033d2:	6021      	streq	r1, [r4, #0]
 80033d4:	e7ed      	b.n	80033b2 <_free_r+0x1e>
 80033d6:	461a      	mov	r2, r3
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	b10b      	cbz	r3, 80033e0 <_free_r+0x4c>
 80033dc:	42a3      	cmp	r3, r4
 80033de:	d9fa      	bls.n	80033d6 <_free_r+0x42>
 80033e0:	6811      	ldr	r1, [r2, #0]
 80033e2:	1850      	adds	r0, r2, r1
 80033e4:	42a0      	cmp	r0, r4
 80033e6:	d10b      	bne.n	8003400 <_free_r+0x6c>
 80033e8:	6820      	ldr	r0, [r4, #0]
 80033ea:	4401      	add	r1, r0
 80033ec:	1850      	adds	r0, r2, r1
 80033ee:	4283      	cmp	r3, r0
 80033f0:	6011      	str	r1, [r2, #0]
 80033f2:	d1e0      	bne.n	80033b6 <_free_r+0x22>
 80033f4:	6818      	ldr	r0, [r3, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	4401      	add	r1, r0
 80033fa:	6011      	str	r1, [r2, #0]
 80033fc:	6053      	str	r3, [r2, #4]
 80033fe:	e7da      	b.n	80033b6 <_free_r+0x22>
 8003400:	d902      	bls.n	8003408 <_free_r+0x74>
 8003402:	230c      	movs	r3, #12
 8003404:	602b      	str	r3, [r5, #0]
 8003406:	e7d6      	b.n	80033b6 <_free_r+0x22>
 8003408:	6820      	ldr	r0, [r4, #0]
 800340a:	1821      	adds	r1, r4, r0
 800340c:	428b      	cmp	r3, r1
 800340e:	bf01      	itttt	eq
 8003410:	6819      	ldreq	r1, [r3, #0]
 8003412:	685b      	ldreq	r3, [r3, #4]
 8003414:	1809      	addeq	r1, r1, r0
 8003416:	6021      	streq	r1, [r4, #0]
 8003418:	6063      	str	r3, [r4, #4]
 800341a:	6054      	str	r4, [r2, #4]
 800341c:	e7cb      	b.n	80033b6 <_free_r+0x22>
 800341e:	bd38      	pop	{r3, r4, r5, pc}
 8003420:	2000015c 	.word	0x2000015c

08003424 <sbrk_aligned>:
 8003424:	b570      	push	{r4, r5, r6, lr}
 8003426:	4e0e      	ldr	r6, [pc, #56]	; (8003460 <sbrk_aligned+0x3c>)
 8003428:	460c      	mov	r4, r1
 800342a:	6831      	ldr	r1, [r6, #0]
 800342c:	4605      	mov	r5, r0
 800342e:	b911      	cbnz	r1, 8003436 <sbrk_aligned+0x12>
 8003430:	f000 fb7a 	bl	8003b28 <_sbrk_r>
 8003434:	6030      	str	r0, [r6, #0]
 8003436:	4621      	mov	r1, r4
 8003438:	4628      	mov	r0, r5
 800343a:	f000 fb75 	bl	8003b28 <_sbrk_r>
 800343e:	1c43      	adds	r3, r0, #1
 8003440:	d00a      	beq.n	8003458 <sbrk_aligned+0x34>
 8003442:	1cc4      	adds	r4, r0, #3
 8003444:	f024 0403 	bic.w	r4, r4, #3
 8003448:	42a0      	cmp	r0, r4
 800344a:	d007      	beq.n	800345c <sbrk_aligned+0x38>
 800344c:	1a21      	subs	r1, r4, r0
 800344e:	4628      	mov	r0, r5
 8003450:	f000 fb6a 	bl	8003b28 <_sbrk_r>
 8003454:	3001      	adds	r0, #1
 8003456:	d101      	bne.n	800345c <sbrk_aligned+0x38>
 8003458:	f04f 34ff 	mov.w	r4, #4294967295
 800345c:	4620      	mov	r0, r4
 800345e:	bd70      	pop	{r4, r5, r6, pc}
 8003460:	20000160 	.word	0x20000160

08003464 <_malloc_r>:
 8003464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003468:	1ccd      	adds	r5, r1, #3
 800346a:	f025 0503 	bic.w	r5, r5, #3
 800346e:	3508      	adds	r5, #8
 8003470:	2d0c      	cmp	r5, #12
 8003472:	bf38      	it	cc
 8003474:	250c      	movcc	r5, #12
 8003476:	2d00      	cmp	r5, #0
 8003478:	4607      	mov	r7, r0
 800347a:	db01      	blt.n	8003480 <_malloc_r+0x1c>
 800347c:	42a9      	cmp	r1, r5
 800347e:	d905      	bls.n	800348c <_malloc_r+0x28>
 8003480:	230c      	movs	r3, #12
 8003482:	2600      	movs	r6, #0
 8003484:	603b      	str	r3, [r7, #0]
 8003486:	4630      	mov	r0, r6
 8003488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800348c:	4e2e      	ldr	r6, [pc, #184]	; (8003548 <_malloc_r+0xe4>)
 800348e:	f000 fc03 	bl	8003c98 <__malloc_lock>
 8003492:	6833      	ldr	r3, [r6, #0]
 8003494:	461c      	mov	r4, r3
 8003496:	bb34      	cbnz	r4, 80034e6 <_malloc_r+0x82>
 8003498:	4629      	mov	r1, r5
 800349a:	4638      	mov	r0, r7
 800349c:	f7ff ffc2 	bl	8003424 <sbrk_aligned>
 80034a0:	1c43      	adds	r3, r0, #1
 80034a2:	4604      	mov	r4, r0
 80034a4:	d14d      	bne.n	8003542 <_malloc_r+0xde>
 80034a6:	6834      	ldr	r4, [r6, #0]
 80034a8:	4626      	mov	r6, r4
 80034aa:	2e00      	cmp	r6, #0
 80034ac:	d140      	bne.n	8003530 <_malloc_r+0xcc>
 80034ae:	6823      	ldr	r3, [r4, #0]
 80034b0:	4631      	mov	r1, r6
 80034b2:	4638      	mov	r0, r7
 80034b4:	eb04 0803 	add.w	r8, r4, r3
 80034b8:	f000 fb36 	bl	8003b28 <_sbrk_r>
 80034bc:	4580      	cmp	r8, r0
 80034be:	d13a      	bne.n	8003536 <_malloc_r+0xd2>
 80034c0:	6821      	ldr	r1, [r4, #0]
 80034c2:	3503      	adds	r5, #3
 80034c4:	1a6d      	subs	r5, r5, r1
 80034c6:	f025 0503 	bic.w	r5, r5, #3
 80034ca:	3508      	adds	r5, #8
 80034cc:	2d0c      	cmp	r5, #12
 80034ce:	bf38      	it	cc
 80034d0:	250c      	movcc	r5, #12
 80034d2:	4638      	mov	r0, r7
 80034d4:	4629      	mov	r1, r5
 80034d6:	f7ff ffa5 	bl	8003424 <sbrk_aligned>
 80034da:	3001      	adds	r0, #1
 80034dc:	d02b      	beq.n	8003536 <_malloc_r+0xd2>
 80034de:	6823      	ldr	r3, [r4, #0]
 80034e0:	442b      	add	r3, r5
 80034e2:	6023      	str	r3, [r4, #0]
 80034e4:	e00e      	b.n	8003504 <_malloc_r+0xa0>
 80034e6:	6822      	ldr	r2, [r4, #0]
 80034e8:	1b52      	subs	r2, r2, r5
 80034ea:	d41e      	bmi.n	800352a <_malloc_r+0xc6>
 80034ec:	2a0b      	cmp	r2, #11
 80034ee:	d916      	bls.n	800351e <_malloc_r+0xba>
 80034f0:	1961      	adds	r1, r4, r5
 80034f2:	42a3      	cmp	r3, r4
 80034f4:	6025      	str	r5, [r4, #0]
 80034f6:	bf18      	it	ne
 80034f8:	6059      	strne	r1, [r3, #4]
 80034fa:	6863      	ldr	r3, [r4, #4]
 80034fc:	bf08      	it	eq
 80034fe:	6031      	streq	r1, [r6, #0]
 8003500:	5162      	str	r2, [r4, r5]
 8003502:	604b      	str	r3, [r1, #4]
 8003504:	4638      	mov	r0, r7
 8003506:	f104 060b 	add.w	r6, r4, #11
 800350a:	f000 fbcb 	bl	8003ca4 <__malloc_unlock>
 800350e:	f026 0607 	bic.w	r6, r6, #7
 8003512:	1d23      	adds	r3, r4, #4
 8003514:	1af2      	subs	r2, r6, r3
 8003516:	d0b6      	beq.n	8003486 <_malloc_r+0x22>
 8003518:	1b9b      	subs	r3, r3, r6
 800351a:	50a3      	str	r3, [r4, r2]
 800351c:	e7b3      	b.n	8003486 <_malloc_r+0x22>
 800351e:	6862      	ldr	r2, [r4, #4]
 8003520:	42a3      	cmp	r3, r4
 8003522:	bf0c      	ite	eq
 8003524:	6032      	streq	r2, [r6, #0]
 8003526:	605a      	strne	r2, [r3, #4]
 8003528:	e7ec      	b.n	8003504 <_malloc_r+0xa0>
 800352a:	4623      	mov	r3, r4
 800352c:	6864      	ldr	r4, [r4, #4]
 800352e:	e7b2      	b.n	8003496 <_malloc_r+0x32>
 8003530:	4634      	mov	r4, r6
 8003532:	6876      	ldr	r6, [r6, #4]
 8003534:	e7b9      	b.n	80034aa <_malloc_r+0x46>
 8003536:	230c      	movs	r3, #12
 8003538:	4638      	mov	r0, r7
 800353a:	603b      	str	r3, [r7, #0]
 800353c:	f000 fbb2 	bl	8003ca4 <__malloc_unlock>
 8003540:	e7a1      	b.n	8003486 <_malloc_r+0x22>
 8003542:	6025      	str	r5, [r4, #0]
 8003544:	e7de      	b.n	8003504 <_malloc_r+0xa0>
 8003546:	bf00      	nop
 8003548:	2000015c 	.word	0x2000015c

0800354c <__sfputc_r>:
 800354c:	6893      	ldr	r3, [r2, #8]
 800354e:	b410      	push	{r4}
 8003550:	3b01      	subs	r3, #1
 8003552:	2b00      	cmp	r3, #0
 8003554:	6093      	str	r3, [r2, #8]
 8003556:	da07      	bge.n	8003568 <__sfputc_r+0x1c>
 8003558:	6994      	ldr	r4, [r2, #24]
 800355a:	42a3      	cmp	r3, r4
 800355c:	db01      	blt.n	8003562 <__sfputc_r+0x16>
 800355e:	290a      	cmp	r1, #10
 8003560:	d102      	bne.n	8003568 <__sfputc_r+0x1c>
 8003562:	bc10      	pop	{r4}
 8003564:	f7ff bc3a 	b.w	8002ddc <__swbuf_r>
 8003568:	6813      	ldr	r3, [r2, #0]
 800356a:	1c58      	adds	r0, r3, #1
 800356c:	6010      	str	r0, [r2, #0]
 800356e:	7019      	strb	r1, [r3, #0]
 8003570:	4608      	mov	r0, r1
 8003572:	bc10      	pop	{r4}
 8003574:	4770      	bx	lr

08003576 <__sfputs_r>:
 8003576:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003578:	4606      	mov	r6, r0
 800357a:	460f      	mov	r7, r1
 800357c:	4614      	mov	r4, r2
 800357e:	18d5      	adds	r5, r2, r3
 8003580:	42ac      	cmp	r4, r5
 8003582:	d101      	bne.n	8003588 <__sfputs_r+0x12>
 8003584:	2000      	movs	r0, #0
 8003586:	e007      	b.n	8003598 <__sfputs_r+0x22>
 8003588:	463a      	mov	r2, r7
 800358a:	4630      	mov	r0, r6
 800358c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003590:	f7ff ffdc 	bl	800354c <__sfputc_r>
 8003594:	1c43      	adds	r3, r0, #1
 8003596:	d1f3      	bne.n	8003580 <__sfputs_r+0xa>
 8003598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800359c <_vfiprintf_r>:
 800359c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035a0:	460d      	mov	r5, r1
 80035a2:	4614      	mov	r4, r2
 80035a4:	4698      	mov	r8, r3
 80035a6:	4606      	mov	r6, r0
 80035a8:	b09d      	sub	sp, #116	; 0x74
 80035aa:	b118      	cbz	r0, 80035b4 <_vfiprintf_r+0x18>
 80035ac:	6983      	ldr	r3, [r0, #24]
 80035ae:	b90b      	cbnz	r3, 80035b4 <_vfiprintf_r+0x18>
 80035b0:	f7ff fdea 	bl	8003188 <__sinit>
 80035b4:	4b89      	ldr	r3, [pc, #548]	; (80037dc <_vfiprintf_r+0x240>)
 80035b6:	429d      	cmp	r5, r3
 80035b8:	d11b      	bne.n	80035f2 <_vfiprintf_r+0x56>
 80035ba:	6875      	ldr	r5, [r6, #4]
 80035bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80035be:	07d9      	lsls	r1, r3, #31
 80035c0:	d405      	bmi.n	80035ce <_vfiprintf_r+0x32>
 80035c2:	89ab      	ldrh	r3, [r5, #12]
 80035c4:	059a      	lsls	r2, r3, #22
 80035c6:	d402      	bmi.n	80035ce <_vfiprintf_r+0x32>
 80035c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80035ca:	f7ff fe7b 	bl	80032c4 <__retarget_lock_acquire_recursive>
 80035ce:	89ab      	ldrh	r3, [r5, #12]
 80035d0:	071b      	lsls	r3, r3, #28
 80035d2:	d501      	bpl.n	80035d8 <_vfiprintf_r+0x3c>
 80035d4:	692b      	ldr	r3, [r5, #16]
 80035d6:	b9eb      	cbnz	r3, 8003614 <_vfiprintf_r+0x78>
 80035d8:	4629      	mov	r1, r5
 80035da:	4630      	mov	r0, r6
 80035dc:	f7ff fc50 	bl	8002e80 <__swsetup_r>
 80035e0:	b1c0      	cbz	r0, 8003614 <_vfiprintf_r+0x78>
 80035e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80035e4:	07dc      	lsls	r4, r3, #31
 80035e6:	d50e      	bpl.n	8003606 <_vfiprintf_r+0x6a>
 80035e8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ec:	b01d      	add	sp, #116	; 0x74
 80035ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035f2:	4b7b      	ldr	r3, [pc, #492]	; (80037e0 <_vfiprintf_r+0x244>)
 80035f4:	429d      	cmp	r5, r3
 80035f6:	d101      	bne.n	80035fc <_vfiprintf_r+0x60>
 80035f8:	68b5      	ldr	r5, [r6, #8]
 80035fa:	e7df      	b.n	80035bc <_vfiprintf_r+0x20>
 80035fc:	4b79      	ldr	r3, [pc, #484]	; (80037e4 <_vfiprintf_r+0x248>)
 80035fe:	429d      	cmp	r5, r3
 8003600:	bf08      	it	eq
 8003602:	68f5      	ldreq	r5, [r6, #12]
 8003604:	e7da      	b.n	80035bc <_vfiprintf_r+0x20>
 8003606:	89ab      	ldrh	r3, [r5, #12]
 8003608:	0598      	lsls	r0, r3, #22
 800360a:	d4ed      	bmi.n	80035e8 <_vfiprintf_r+0x4c>
 800360c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800360e:	f7ff fe5a 	bl	80032c6 <__retarget_lock_release_recursive>
 8003612:	e7e9      	b.n	80035e8 <_vfiprintf_r+0x4c>
 8003614:	2300      	movs	r3, #0
 8003616:	9309      	str	r3, [sp, #36]	; 0x24
 8003618:	2320      	movs	r3, #32
 800361a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800361e:	2330      	movs	r3, #48	; 0x30
 8003620:	f04f 0901 	mov.w	r9, #1
 8003624:	f8cd 800c 	str.w	r8, [sp, #12]
 8003628:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80037e8 <_vfiprintf_r+0x24c>
 800362c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003630:	4623      	mov	r3, r4
 8003632:	469a      	mov	sl, r3
 8003634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003638:	b10a      	cbz	r2, 800363e <_vfiprintf_r+0xa2>
 800363a:	2a25      	cmp	r2, #37	; 0x25
 800363c:	d1f9      	bne.n	8003632 <_vfiprintf_r+0x96>
 800363e:	ebba 0b04 	subs.w	fp, sl, r4
 8003642:	d00b      	beq.n	800365c <_vfiprintf_r+0xc0>
 8003644:	465b      	mov	r3, fp
 8003646:	4622      	mov	r2, r4
 8003648:	4629      	mov	r1, r5
 800364a:	4630      	mov	r0, r6
 800364c:	f7ff ff93 	bl	8003576 <__sfputs_r>
 8003650:	3001      	adds	r0, #1
 8003652:	f000 80aa 	beq.w	80037aa <_vfiprintf_r+0x20e>
 8003656:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003658:	445a      	add	r2, fp
 800365a:	9209      	str	r2, [sp, #36]	; 0x24
 800365c:	f89a 3000 	ldrb.w	r3, [sl]
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 80a2 	beq.w	80037aa <_vfiprintf_r+0x20e>
 8003666:	2300      	movs	r3, #0
 8003668:	f04f 32ff 	mov.w	r2, #4294967295
 800366c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003670:	f10a 0a01 	add.w	sl, sl, #1
 8003674:	9304      	str	r3, [sp, #16]
 8003676:	9307      	str	r3, [sp, #28]
 8003678:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800367c:	931a      	str	r3, [sp, #104]	; 0x68
 800367e:	4654      	mov	r4, sl
 8003680:	2205      	movs	r2, #5
 8003682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003686:	4858      	ldr	r0, [pc, #352]	; (80037e8 <_vfiprintf_r+0x24c>)
 8003688:	f000 faf8 	bl	8003c7c <memchr>
 800368c:	9a04      	ldr	r2, [sp, #16]
 800368e:	b9d8      	cbnz	r0, 80036c8 <_vfiprintf_r+0x12c>
 8003690:	06d1      	lsls	r1, r2, #27
 8003692:	bf44      	itt	mi
 8003694:	2320      	movmi	r3, #32
 8003696:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800369a:	0713      	lsls	r3, r2, #28
 800369c:	bf44      	itt	mi
 800369e:	232b      	movmi	r3, #43	; 0x2b
 80036a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036a4:	f89a 3000 	ldrb.w	r3, [sl]
 80036a8:	2b2a      	cmp	r3, #42	; 0x2a
 80036aa:	d015      	beq.n	80036d8 <_vfiprintf_r+0x13c>
 80036ac:	4654      	mov	r4, sl
 80036ae:	2000      	movs	r0, #0
 80036b0:	f04f 0c0a 	mov.w	ip, #10
 80036b4:	9a07      	ldr	r2, [sp, #28]
 80036b6:	4621      	mov	r1, r4
 80036b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036bc:	3b30      	subs	r3, #48	; 0x30
 80036be:	2b09      	cmp	r3, #9
 80036c0:	d94e      	bls.n	8003760 <_vfiprintf_r+0x1c4>
 80036c2:	b1b0      	cbz	r0, 80036f2 <_vfiprintf_r+0x156>
 80036c4:	9207      	str	r2, [sp, #28]
 80036c6:	e014      	b.n	80036f2 <_vfiprintf_r+0x156>
 80036c8:	eba0 0308 	sub.w	r3, r0, r8
 80036cc:	fa09 f303 	lsl.w	r3, r9, r3
 80036d0:	4313      	orrs	r3, r2
 80036d2:	46a2      	mov	sl, r4
 80036d4:	9304      	str	r3, [sp, #16]
 80036d6:	e7d2      	b.n	800367e <_vfiprintf_r+0xe2>
 80036d8:	9b03      	ldr	r3, [sp, #12]
 80036da:	1d19      	adds	r1, r3, #4
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	9103      	str	r1, [sp, #12]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	bfbb      	ittet	lt
 80036e4:	425b      	neglt	r3, r3
 80036e6:	f042 0202 	orrlt.w	r2, r2, #2
 80036ea:	9307      	strge	r3, [sp, #28]
 80036ec:	9307      	strlt	r3, [sp, #28]
 80036ee:	bfb8      	it	lt
 80036f0:	9204      	strlt	r2, [sp, #16]
 80036f2:	7823      	ldrb	r3, [r4, #0]
 80036f4:	2b2e      	cmp	r3, #46	; 0x2e
 80036f6:	d10c      	bne.n	8003712 <_vfiprintf_r+0x176>
 80036f8:	7863      	ldrb	r3, [r4, #1]
 80036fa:	2b2a      	cmp	r3, #42	; 0x2a
 80036fc:	d135      	bne.n	800376a <_vfiprintf_r+0x1ce>
 80036fe:	9b03      	ldr	r3, [sp, #12]
 8003700:	3402      	adds	r4, #2
 8003702:	1d1a      	adds	r2, r3, #4
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	9203      	str	r2, [sp, #12]
 8003708:	2b00      	cmp	r3, #0
 800370a:	bfb8      	it	lt
 800370c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003710:	9305      	str	r3, [sp, #20]
 8003712:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80037ec <_vfiprintf_r+0x250>
 8003716:	2203      	movs	r2, #3
 8003718:	4650      	mov	r0, sl
 800371a:	7821      	ldrb	r1, [r4, #0]
 800371c:	f000 faae 	bl	8003c7c <memchr>
 8003720:	b140      	cbz	r0, 8003734 <_vfiprintf_r+0x198>
 8003722:	2340      	movs	r3, #64	; 0x40
 8003724:	eba0 000a 	sub.w	r0, r0, sl
 8003728:	fa03 f000 	lsl.w	r0, r3, r0
 800372c:	9b04      	ldr	r3, [sp, #16]
 800372e:	3401      	adds	r4, #1
 8003730:	4303      	orrs	r3, r0
 8003732:	9304      	str	r3, [sp, #16]
 8003734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003738:	2206      	movs	r2, #6
 800373a:	482d      	ldr	r0, [pc, #180]	; (80037f0 <_vfiprintf_r+0x254>)
 800373c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003740:	f000 fa9c 	bl	8003c7c <memchr>
 8003744:	2800      	cmp	r0, #0
 8003746:	d03f      	beq.n	80037c8 <_vfiprintf_r+0x22c>
 8003748:	4b2a      	ldr	r3, [pc, #168]	; (80037f4 <_vfiprintf_r+0x258>)
 800374a:	bb1b      	cbnz	r3, 8003794 <_vfiprintf_r+0x1f8>
 800374c:	9b03      	ldr	r3, [sp, #12]
 800374e:	3307      	adds	r3, #7
 8003750:	f023 0307 	bic.w	r3, r3, #7
 8003754:	3308      	adds	r3, #8
 8003756:	9303      	str	r3, [sp, #12]
 8003758:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800375a:	443b      	add	r3, r7
 800375c:	9309      	str	r3, [sp, #36]	; 0x24
 800375e:	e767      	b.n	8003630 <_vfiprintf_r+0x94>
 8003760:	460c      	mov	r4, r1
 8003762:	2001      	movs	r0, #1
 8003764:	fb0c 3202 	mla	r2, ip, r2, r3
 8003768:	e7a5      	b.n	80036b6 <_vfiprintf_r+0x11a>
 800376a:	2300      	movs	r3, #0
 800376c:	f04f 0c0a 	mov.w	ip, #10
 8003770:	4619      	mov	r1, r3
 8003772:	3401      	adds	r4, #1
 8003774:	9305      	str	r3, [sp, #20]
 8003776:	4620      	mov	r0, r4
 8003778:	f810 2b01 	ldrb.w	r2, [r0], #1
 800377c:	3a30      	subs	r2, #48	; 0x30
 800377e:	2a09      	cmp	r2, #9
 8003780:	d903      	bls.n	800378a <_vfiprintf_r+0x1ee>
 8003782:	2b00      	cmp	r3, #0
 8003784:	d0c5      	beq.n	8003712 <_vfiprintf_r+0x176>
 8003786:	9105      	str	r1, [sp, #20]
 8003788:	e7c3      	b.n	8003712 <_vfiprintf_r+0x176>
 800378a:	4604      	mov	r4, r0
 800378c:	2301      	movs	r3, #1
 800378e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003792:	e7f0      	b.n	8003776 <_vfiprintf_r+0x1da>
 8003794:	ab03      	add	r3, sp, #12
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	462a      	mov	r2, r5
 800379a:	4630      	mov	r0, r6
 800379c:	4b16      	ldr	r3, [pc, #88]	; (80037f8 <_vfiprintf_r+0x25c>)
 800379e:	a904      	add	r1, sp, #16
 80037a0:	f3af 8000 	nop.w
 80037a4:	4607      	mov	r7, r0
 80037a6:	1c78      	adds	r0, r7, #1
 80037a8:	d1d6      	bne.n	8003758 <_vfiprintf_r+0x1bc>
 80037aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80037ac:	07d9      	lsls	r1, r3, #31
 80037ae:	d405      	bmi.n	80037bc <_vfiprintf_r+0x220>
 80037b0:	89ab      	ldrh	r3, [r5, #12]
 80037b2:	059a      	lsls	r2, r3, #22
 80037b4:	d402      	bmi.n	80037bc <_vfiprintf_r+0x220>
 80037b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80037b8:	f7ff fd85 	bl	80032c6 <__retarget_lock_release_recursive>
 80037bc:	89ab      	ldrh	r3, [r5, #12]
 80037be:	065b      	lsls	r3, r3, #25
 80037c0:	f53f af12 	bmi.w	80035e8 <_vfiprintf_r+0x4c>
 80037c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037c6:	e711      	b.n	80035ec <_vfiprintf_r+0x50>
 80037c8:	ab03      	add	r3, sp, #12
 80037ca:	9300      	str	r3, [sp, #0]
 80037cc:	462a      	mov	r2, r5
 80037ce:	4630      	mov	r0, r6
 80037d0:	4b09      	ldr	r3, [pc, #36]	; (80037f8 <_vfiprintf_r+0x25c>)
 80037d2:	a904      	add	r1, sp, #16
 80037d4:	f000 f882 	bl	80038dc <_printf_i>
 80037d8:	e7e4      	b.n	80037a4 <_vfiprintf_r+0x208>
 80037da:	bf00      	nop
 80037dc:	08003d74 	.word	0x08003d74
 80037e0:	08003d94 	.word	0x08003d94
 80037e4:	08003d54 	.word	0x08003d54
 80037e8:	08003db4 	.word	0x08003db4
 80037ec:	08003dba 	.word	0x08003dba
 80037f0:	08003dbe 	.word	0x08003dbe
 80037f4:	00000000 	.word	0x00000000
 80037f8:	08003577 	.word	0x08003577

080037fc <_printf_common>:
 80037fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003800:	4616      	mov	r6, r2
 8003802:	4699      	mov	r9, r3
 8003804:	688a      	ldr	r2, [r1, #8]
 8003806:	690b      	ldr	r3, [r1, #16]
 8003808:	4607      	mov	r7, r0
 800380a:	4293      	cmp	r3, r2
 800380c:	bfb8      	it	lt
 800380e:	4613      	movlt	r3, r2
 8003810:	6033      	str	r3, [r6, #0]
 8003812:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003816:	460c      	mov	r4, r1
 8003818:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800381c:	b10a      	cbz	r2, 8003822 <_printf_common+0x26>
 800381e:	3301      	adds	r3, #1
 8003820:	6033      	str	r3, [r6, #0]
 8003822:	6823      	ldr	r3, [r4, #0]
 8003824:	0699      	lsls	r1, r3, #26
 8003826:	bf42      	ittt	mi
 8003828:	6833      	ldrmi	r3, [r6, #0]
 800382a:	3302      	addmi	r3, #2
 800382c:	6033      	strmi	r3, [r6, #0]
 800382e:	6825      	ldr	r5, [r4, #0]
 8003830:	f015 0506 	ands.w	r5, r5, #6
 8003834:	d106      	bne.n	8003844 <_printf_common+0x48>
 8003836:	f104 0a19 	add.w	sl, r4, #25
 800383a:	68e3      	ldr	r3, [r4, #12]
 800383c:	6832      	ldr	r2, [r6, #0]
 800383e:	1a9b      	subs	r3, r3, r2
 8003840:	42ab      	cmp	r3, r5
 8003842:	dc28      	bgt.n	8003896 <_printf_common+0x9a>
 8003844:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003848:	1e13      	subs	r3, r2, #0
 800384a:	6822      	ldr	r2, [r4, #0]
 800384c:	bf18      	it	ne
 800384e:	2301      	movne	r3, #1
 8003850:	0692      	lsls	r2, r2, #26
 8003852:	d42d      	bmi.n	80038b0 <_printf_common+0xb4>
 8003854:	4649      	mov	r1, r9
 8003856:	4638      	mov	r0, r7
 8003858:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800385c:	47c0      	blx	r8
 800385e:	3001      	adds	r0, #1
 8003860:	d020      	beq.n	80038a4 <_printf_common+0xa8>
 8003862:	6823      	ldr	r3, [r4, #0]
 8003864:	68e5      	ldr	r5, [r4, #12]
 8003866:	f003 0306 	and.w	r3, r3, #6
 800386a:	2b04      	cmp	r3, #4
 800386c:	bf18      	it	ne
 800386e:	2500      	movne	r5, #0
 8003870:	6832      	ldr	r2, [r6, #0]
 8003872:	f04f 0600 	mov.w	r6, #0
 8003876:	68a3      	ldr	r3, [r4, #8]
 8003878:	bf08      	it	eq
 800387a:	1aad      	subeq	r5, r5, r2
 800387c:	6922      	ldr	r2, [r4, #16]
 800387e:	bf08      	it	eq
 8003880:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003884:	4293      	cmp	r3, r2
 8003886:	bfc4      	itt	gt
 8003888:	1a9b      	subgt	r3, r3, r2
 800388a:	18ed      	addgt	r5, r5, r3
 800388c:	341a      	adds	r4, #26
 800388e:	42b5      	cmp	r5, r6
 8003890:	d11a      	bne.n	80038c8 <_printf_common+0xcc>
 8003892:	2000      	movs	r0, #0
 8003894:	e008      	b.n	80038a8 <_printf_common+0xac>
 8003896:	2301      	movs	r3, #1
 8003898:	4652      	mov	r2, sl
 800389a:	4649      	mov	r1, r9
 800389c:	4638      	mov	r0, r7
 800389e:	47c0      	blx	r8
 80038a0:	3001      	adds	r0, #1
 80038a2:	d103      	bne.n	80038ac <_printf_common+0xb0>
 80038a4:	f04f 30ff 	mov.w	r0, #4294967295
 80038a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ac:	3501      	adds	r5, #1
 80038ae:	e7c4      	b.n	800383a <_printf_common+0x3e>
 80038b0:	2030      	movs	r0, #48	; 0x30
 80038b2:	18e1      	adds	r1, r4, r3
 80038b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038be:	4422      	add	r2, r4
 80038c0:	3302      	adds	r3, #2
 80038c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038c6:	e7c5      	b.n	8003854 <_printf_common+0x58>
 80038c8:	2301      	movs	r3, #1
 80038ca:	4622      	mov	r2, r4
 80038cc:	4649      	mov	r1, r9
 80038ce:	4638      	mov	r0, r7
 80038d0:	47c0      	blx	r8
 80038d2:	3001      	adds	r0, #1
 80038d4:	d0e6      	beq.n	80038a4 <_printf_common+0xa8>
 80038d6:	3601      	adds	r6, #1
 80038d8:	e7d9      	b.n	800388e <_printf_common+0x92>
	...

080038dc <_printf_i>:
 80038dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038e0:	7e0f      	ldrb	r7, [r1, #24]
 80038e2:	4691      	mov	r9, r2
 80038e4:	2f78      	cmp	r7, #120	; 0x78
 80038e6:	4680      	mov	r8, r0
 80038e8:	460c      	mov	r4, r1
 80038ea:	469a      	mov	sl, r3
 80038ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80038ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80038f2:	d807      	bhi.n	8003904 <_printf_i+0x28>
 80038f4:	2f62      	cmp	r7, #98	; 0x62
 80038f6:	d80a      	bhi.n	800390e <_printf_i+0x32>
 80038f8:	2f00      	cmp	r7, #0
 80038fa:	f000 80d9 	beq.w	8003ab0 <_printf_i+0x1d4>
 80038fe:	2f58      	cmp	r7, #88	; 0x58
 8003900:	f000 80a4 	beq.w	8003a4c <_printf_i+0x170>
 8003904:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003908:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800390c:	e03a      	b.n	8003984 <_printf_i+0xa8>
 800390e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003912:	2b15      	cmp	r3, #21
 8003914:	d8f6      	bhi.n	8003904 <_printf_i+0x28>
 8003916:	a101      	add	r1, pc, #4	; (adr r1, 800391c <_printf_i+0x40>)
 8003918:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800391c:	08003975 	.word	0x08003975
 8003920:	08003989 	.word	0x08003989
 8003924:	08003905 	.word	0x08003905
 8003928:	08003905 	.word	0x08003905
 800392c:	08003905 	.word	0x08003905
 8003930:	08003905 	.word	0x08003905
 8003934:	08003989 	.word	0x08003989
 8003938:	08003905 	.word	0x08003905
 800393c:	08003905 	.word	0x08003905
 8003940:	08003905 	.word	0x08003905
 8003944:	08003905 	.word	0x08003905
 8003948:	08003a97 	.word	0x08003a97
 800394c:	080039b9 	.word	0x080039b9
 8003950:	08003a79 	.word	0x08003a79
 8003954:	08003905 	.word	0x08003905
 8003958:	08003905 	.word	0x08003905
 800395c:	08003ab9 	.word	0x08003ab9
 8003960:	08003905 	.word	0x08003905
 8003964:	080039b9 	.word	0x080039b9
 8003968:	08003905 	.word	0x08003905
 800396c:	08003905 	.word	0x08003905
 8003970:	08003a81 	.word	0x08003a81
 8003974:	682b      	ldr	r3, [r5, #0]
 8003976:	1d1a      	adds	r2, r3, #4
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	602a      	str	r2, [r5, #0]
 800397c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003980:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003984:	2301      	movs	r3, #1
 8003986:	e0a4      	b.n	8003ad2 <_printf_i+0x1f6>
 8003988:	6820      	ldr	r0, [r4, #0]
 800398a:	6829      	ldr	r1, [r5, #0]
 800398c:	0606      	lsls	r6, r0, #24
 800398e:	f101 0304 	add.w	r3, r1, #4
 8003992:	d50a      	bpl.n	80039aa <_printf_i+0xce>
 8003994:	680e      	ldr	r6, [r1, #0]
 8003996:	602b      	str	r3, [r5, #0]
 8003998:	2e00      	cmp	r6, #0
 800399a:	da03      	bge.n	80039a4 <_printf_i+0xc8>
 800399c:	232d      	movs	r3, #45	; 0x2d
 800399e:	4276      	negs	r6, r6
 80039a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039a4:	230a      	movs	r3, #10
 80039a6:	485e      	ldr	r0, [pc, #376]	; (8003b20 <_printf_i+0x244>)
 80039a8:	e019      	b.n	80039de <_printf_i+0x102>
 80039aa:	680e      	ldr	r6, [r1, #0]
 80039ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80039b0:	602b      	str	r3, [r5, #0]
 80039b2:	bf18      	it	ne
 80039b4:	b236      	sxthne	r6, r6
 80039b6:	e7ef      	b.n	8003998 <_printf_i+0xbc>
 80039b8:	682b      	ldr	r3, [r5, #0]
 80039ba:	6820      	ldr	r0, [r4, #0]
 80039bc:	1d19      	adds	r1, r3, #4
 80039be:	6029      	str	r1, [r5, #0]
 80039c0:	0601      	lsls	r1, r0, #24
 80039c2:	d501      	bpl.n	80039c8 <_printf_i+0xec>
 80039c4:	681e      	ldr	r6, [r3, #0]
 80039c6:	e002      	b.n	80039ce <_printf_i+0xf2>
 80039c8:	0646      	lsls	r6, r0, #25
 80039ca:	d5fb      	bpl.n	80039c4 <_printf_i+0xe8>
 80039cc:	881e      	ldrh	r6, [r3, #0]
 80039ce:	2f6f      	cmp	r7, #111	; 0x6f
 80039d0:	bf0c      	ite	eq
 80039d2:	2308      	moveq	r3, #8
 80039d4:	230a      	movne	r3, #10
 80039d6:	4852      	ldr	r0, [pc, #328]	; (8003b20 <_printf_i+0x244>)
 80039d8:	2100      	movs	r1, #0
 80039da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80039de:	6865      	ldr	r5, [r4, #4]
 80039e0:	2d00      	cmp	r5, #0
 80039e2:	bfa8      	it	ge
 80039e4:	6821      	ldrge	r1, [r4, #0]
 80039e6:	60a5      	str	r5, [r4, #8]
 80039e8:	bfa4      	itt	ge
 80039ea:	f021 0104 	bicge.w	r1, r1, #4
 80039ee:	6021      	strge	r1, [r4, #0]
 80039f0:	b90e      	cbnz	r6, 80039f6 <_printf_i+0x11a>
 80039f2:	2d00      	cmp	r5, #0
 80039f4:	d04d      	beq.n	8003a92 <_printf_i+0x1b6>
 80039f6:	4615      	mov	r5, r2
 80039f8:	fbb6 f1f3 	udiv	r1, r6, r3
 80039fc:	fb03 6711 	mls	r7, r3, r1, r6
 8003a00:	5dc7      	ldrb	r7, [r0, r7]
 8003a02:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003a06:	4637      	mov	r7, r6
 8003a08:	42bb      	cmp	r3, r7
 8003a0a:	460e      	mov	r6, r1
 8003a0c:	d9f4      	bls.n	80039f8 <_printf_i+0x11c>
 8003a0e:	2b08      	cmp	r3, #8
 8003a10:	d10b      	bne.n	8003a2a <_printf_i+0x14e>
 8003a12:	6823      	ldr	r3, [r4, #0]
 8003a14:	07de      	lsls	r6, r3, #31
 8003a16:	d508      	bpl.n	8003a2a <_printf_i+0x14e>
 8003a18:	6923      	ldr	r3, [r4, #16]
 8003a1a:	6861      	ldr	r1, [r4, #4]
 8003a1c:	4299      	cmp	r1, r3
 8003a1e:	bfde      	ittt	le
 8003a20:	2330      	movle	r3, #48	; 0x30
 8003a22:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a26:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a2a:	1b52      	subs	r2, r2, r5
 8003a2c:	6122      	str	r2, [r4, #16]
 8003a2e:	464b      	mov	r3, r9
 8003a30:	4621      	mov	r1, r4
 8003a32:	4640      	mov	r0, r8
 8003a34:	f8cd a000 	str.w	sl, [sp]
 8003a38:	aa03      	add	r2, sp, #12
 8003a3a:	f7ff fedf 	bl	80037fc <_printf_common>
 8003a3e:	3001      	adds	r0, #1
 8003a40:	d14c      	bne.n	8003adc <_printf_i+0x200>
 8003a42:	f04f 30ff 	mov.w	r0, #4294967295
 8003a46:	b004      	add	sp, #16
 8003a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a4c:	4834      	ldr	r0, [pc, #208]	; (8003b20 <_printf_i+0x244>)
 8003a4e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003a52:	6829      	ldr	r1, [r5, #0]
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	f851 6b04 	ldr.w	r6, [r1], #4
 8003a5a:	6029      	str	r1, [r5, #0]
 8003a5c:	061d      	lsls	r5, r3, #24
 8003a5e:	d514      	bpl.n	8003a8a <_printf_i+0x1ae>
 8003a60:	07df      	lsls	r7, r3, #31
 8003a62:	bf44      	itt	mi
 8003a64:	f043 0320 	orrmi.w	r3, r3, #32
 8003a68:	6023      	strmi	r3, [r4, #0]
 8003a6a:	b91e      	cbnz	r6, 8003a74 <_printf_i+0x198>
 8003a6c:	6823      	ldr	r3, [r4, #0]
 8003a6e:	f023 0320 	bic.w	r3, r3, #32
 8003a72:	6023      	str	r3, [r4, #0]
 8003a74:	2310      	movs	r3, #16
 8003a76:	e7af      	b.n	80039d8 <_printf_i+0xfc>
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	f043 0320 	orr.w	r3, r3, #32
 8003a7e:	6023      	str	r3, [r4, #0]
 8003a80:	2378      	movs	r3, #120	; 0x78
 8003a82:	4828      	ldr	r0, [pc, #160]	; (8003b24 <_printf_i+0x248>)
 8003a84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a88:	e7e3      	b.n	8003a52 <_printf_i+0x176>
 8003a8a:	0659      	lsls	r1, r3, #25
 8003a8c:	bf48      	it	mi
 8003a8e:	b2b6      	uxthmi	r6, r6
 8003a90:	e7e6      	b.n	8003a60 <_printf_i+0x184>
 8003a92:	4615      	mov	r5, r2
 8003a94:	e7bb      	b.n	8003a0e <_printf_i+0x132>
 8003a96:	682b      	ldr	r3, [r5, #0]
 8003a98:	6826      	ldr	r6, [r4, #0]
 8003a9a:	1d18      	adds	r0, r3, #4
 8003a9c:	6961      	ldr	r1, [r4, #20]
 8003a9e:	6028      	str	r0, [r5, #0]
 8003aa0:	0635      	lsls	r5, r6, #24
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	d501      	bpl.n	8003aaa <_printf_i+0x1ce>
 8003aa6:	6019      	str	r1, [r3, #0]
 8003aa8:	e002      	b.n	8003ab0 <_printf_i+0x1d4>
 8003aaa:	0670      	lsls	r0, r6, #25
 8003aac:	d5fb      	bpl.n	8003aa6 <_printf_i+0x1ca>
 8003aae:	8019      	strh	r1, [r3, #0]
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	4615      	mov	r5, r2
 8003ab4:	6123      	str	r3, [r4, #16]
 8003ab6:	e7ba      	b.n	8003a2e <_printf_i+0x152>
 8003ab8:	682b      	ldr	r3, [r5, #0]
 8003aba:	2100      	movs	r1, #0
 8003abc:	1d1a      	adds	r2, r3, #4
 8003abe:	602a      	str	r2, [r5, #0]
 8003ac0:	681d      	ldr	r5, [r3, #0]
 8003ac2:	6862      	ldr	r2, [r4, #4]
 8003ac4:	4628      	mov	r0, r5
 8003ac6:	f000 f8d9 	bl	8003c7c <memchr>
 8003aca:	b108      	cbz	r0, 8003ad0 <_printf_i+0x1f4>
 8003acc:	1b40      	subs	r0, r0, r5
 8003ace:	6060      	str	r0, [r4, #4]
 8003ad0:	6863      	ldr	r3, [r4, #4]
 8003ad2:	6123      	str	r3, [r4, #16]
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ada:	e7a8      	b.n	8003a2e <_printf_i+0x152>
 8003adc:	462a      	mov	r2, r5
 8003ade:	4649      	mov	r1, r9
 8003ae0:	4640      	mov	r0, r8
 8003ae2:	6923      	ldr	r3, [r4, #16]
 8003ae4:	47d0      	blx	sl
 8003ae6:	3001      	adds	r0, #1
 8003ae8:	d0ab      	beq.n	8003a42 <_printf_i+0x166>
 8003aea:	6823      	ldr	r3, [r4, #0]
 8003aec:	079b      	lsls	r3, r3, #30
 8003aee:	d413      	bmi.n	8003b18 <_printf_i+0x23c>
 8003af0:	68e0      	ldr	r0, [r4, #12]
 8003af2:	9b03      	ldr	r3, [sp, #12]
 8003af4:	4298      	cmp	r0, r3
 8003af6:	bfb8      	it	lt
 8003af8:	4618      	movlt	r0, r3
 8003afa:	e7a4      	b.n	8003a46 <_printf_i+0x16a>
 8003afc:	2301      	movs	r3, #1
 8003afe:	4632      	mov	r2, r6
 8003b00:	4649      	mov	r1, r9
 8003b02:	4640      	mov	r0, r8
 8003b04:	47d0      	blx	sl
 8003b06:	3001      	adds	r0, #1
 8003b08:	d09b      	beq.n	8003a42 <_printf_i+0x166>
 8003b0a:	3501      	adds	r5, #1
 8003b0c:	68e3      	ldr	r3, [r4, #12]
 8003b0e:	9903      	ldr	r1, [sp, #12]
 8003b10:	1a5b      	subs	r3, r3, r1
 8003b12:	42ab      	cmp	r3, r5
 8003b14:	dcf2      	bgt.n	8003afc <_printf_i+0x220>
 8003b16:	e7eb      	b.n	8003af0 <_printf_i+0x214>
 8003b18:	2500      	movs	r5, #0
 8003b1a:	f104 0619 	add.w	r6, r4, #25
 8003b1e:	e7f5      	b.n	8003b0c <_printf_i+0x230>
 8003b20:	08003dc5 	.word	0x08003dc5
 8003b24:	08003dd6 	.word	0x08003dd6

08003b28 <_sbrk_r>:
 8003b28:	b538      	push	{r3, r4, r5, lr}
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	4d05      	ldr	r5, [pc, #20]	; (8003b44 <_sbrk_r+0x1c>)
 8003b2e:	4604      	mov	r4, r0
 8003b30:	4608      	mov	r0, r1
 8003b32:	602b      	str	r3, [r5, #0]
 8003b34:	f7fc ff7e 	bl	8000a34 <_sbrk>
 8003b38:	1c43      	adds	r3, r0, #1
 8003b3a:	d102      	bne.n	8003b42 <_sbrk_r+0x1a>
 8003b3c:	682b      	ldr	r3, [r5, #0]
 8003b3e:	b103      	cbz	r3, 8003b42 <_sbrk_r+0x1a>
 8003b40:	6023      	str	r3, [r4, #0]
 8003b42:	bd38      	pop	{r3, r4, r5, pc}
 8003b44:	20000164 	.word	0x20000164

08003b48 <__sread>:
 8003b48:	b510      	push	{r4, lr}
 8003b4a:	460c      	mov	r4, r1
 8003b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b50:	f000 f8ae 	bl	8003cb0 <_read_r>
 8003b54:	2800      	cmp	r0, #0
 8003b56:	bfab      	itete	ge
 8003b58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003b5a:	89a3      	ldrhlt	r3, [r4, #12]
 8003b5c:	181b      	addge	r3, r3, r0
 8003b5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003b62:	bfac      	ite	ge
 8003b64:	6563      	strge	r3, [r4, #84]	; 0x54
 8003b66:	81a3      	strhlt	r3, [r4, #12]
 8003b68:	bd10      	pop	{r4, pc}

08003b6a <__swrite>:
 8003b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b6e:	461f      	mov	r7, r3
 8003b70:	898b      	ldrh	r3, [r1, #12]
 8003b72:	4605      	mov	r5, r0
 8003b74:	05db      	lsls	r3, r3, #23
 8003b76:	460c      	mov	r4, r1
 8003b78:	4616      	mov	r6, r2
 8003b7a:	d505      	bpl.n	8003b88 <__swrite+0x1e>
 8003b7c:	2302      	movs	r3, #2
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b84:	f000 f868 	bl	8003c58 <_lseek_r>
 8003b88:	89a3      	ldrh	r3, [r4, #12]
 8003b8a:	4632      	mov	r2, r6
 8003b8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b90:	81a3      	strh	r3, [r4, #12]
 8003b92:	4628      	mov	r0, r5
 8003b94:	463b      	mov	r3, r7
 8003b96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b9e:	f000 b817 	b.w	8003bd0 <_write_r>

08003ba2 <__sseek>:
 8003ba2:	b510      	push	{r4, lr}
 8003ba4:	460c      	mov	r4, r1
 8003ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003baa:	f000 f855 	bl	8003c58 <_lseek_r>
 8003bae:	1c43      	adds	r3, r0, #1
 8003bb0:	89a3      	ldrh	r3, [r4, #12]
 8003bb2:	bf15      	itete	ne
 8003bb4:	6560      	strne	r0, [r4, #84]	; 0x54
 8003bb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003bba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003bbe:	81a3      	strheq	r3, [r4, #12]
 8003bc0:	bf18      	it	ne
 8003bc2:	81a3      	strhne	r3, [r4, #12]
 8003bc4:	bd10      	pop	{r4, pc}

08003bc6 <__sclose>:
 8003bc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bca:	f000 b813 	b.w	8003bf4 <_close_r>
	...

08003bd0 <_write_r>:
 8003bd0:	b538      	push	{r3, r4, r5, lr}
 8003bd2:	4604      	mov	r4, r0
 8003bd4:	4608      	mov	r0, r1
 8003bd6:	4611      	mov	r1, r2
 8003bd8:	2200      	movs	r2, #0
 8003bda:	4d05      	ldr	r5, [pc, #20]	; (8003bf0 <_write_r+0x20>)
 8003bdc:	602a      	str	r2, [r5, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	f7fc fedc 	bl	800099c <_write>
 8003be4:	1c43      	adds	r3, r0, #1
 8003be6:	d102      	bne.n	8003bee <_write_r+0x1e>
 8003be8:	682b      	ldr	r3, [r5, #0]
 8003bea:	b103      	cbz	r3, 8003bee <_write_r+0x1e>
 8003bec:	6023      	str	r3, [r4, #0]
 8003bee:	bd38      	pop	{r3, r4, r5, pc}
 8003bf0:	20000164 	.word	0x20000164

08003bf4 <_close_r>:
 8003bf4:	b538      	push	{r3, r4, r5, lr}
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	4d05      	ldr	r5, [pc, #20]	; (8003c10 <_close_r+0x1c>)
 8003bfa:	4604      	mov	r4, r0
 8003bfc:	4608      	mov	r0, r1
 8003bfe:	602b      	str	r3, [r5, #0]
 8003c00:	f7fc fee8 	bl	80009d4 <_close>
 8003c04:	1c43      	adds	r3, r0, #1
 8003c06:	d102      	bne.n	8003c0e <_close_r+0x1a>
 8003c08:	682b      	ldr	r3, [r5, #0]
 8003c0a:	b103      	cbz	r3, 8003c0e <_close_r+0x1a>
 8003c0c:	6023      	str	r3, [r4, #0]
 8003c0e:	bd38      	pop	{r3, r4, r5, pc}
 8003c10:	20000164 	.word	0x20000164

08003c14 <_fstat_r>:
 8003c14:	b538      	push	{r3, r4, r5, lr}
 8003c16:	2300      	movs	r3, #0
 8003c18:	4d06      	ldr	r5, [pc, #24]	; (8003c34 <_fstat_r+0x20>)
 8003c1a:	4604      	mov	r4, r0
 8003c1c:	4608      	mov	r0, r1
 8003c1e:	4611      	mov	r1, r2
 8003c20:	602b      	str	r3, [r5, #0]
 8003c22:	f7fc fee2 	bl	80009ea <_fstat>
 8003c26:	1c43      	adds	r3, r0, #1
 8003c28:	d102      	bne.n	8003c30 <_fstat_r+0x1c>
 8003c2a:	682b      	ldr	r3, [r5, #0]
 8003c2c:	b103      	cbz	r3, 8003c30 <_fstat_r+0x1c>
 8003c2e:	6023      	str	r3, [r4, #0]
 8003c30:	bd38      	pop	{r3, r4, r5, pc}
 8003c32:	bf00      	nop
 8003c34:	20000164 	.word	0x20000164

08003c38 <_isatty_r>:
 8003c38:	b538      	push	{r3, r4, r5, lr}
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	4d05      	ldr	r5, [pc, #20]	; (8003c54 <_isatty_r+0x1c>)
 8003c3e:	4604      	mov	r4, r0
 8003c40:	4608      	mov	r0, r1
 8003c42:	602b      	str	r3, [r5, #0]
 8003c44:	f7fc fee0 	bl	8000a08 <_isatty>
 8003c48:	1c43      	adds	r3, r0, #1
 8003c4a:	d102      	bne.n	8003c52 <_isatty_r+0x1a>
 8003c4c:	682b      	ldr	r3, [r5, #0]
 8003c4e:	b103      	cbz	r3, 8003c52 <_isatty_r+0x1a>
 8003c50:	6023      	str	r3, [r4, #0]
 8003c52:	bd38      	pop	{r3, r4, r5, pc}
 8003c54:	20000164 	.word	0x20000164

08003c58 <_lseek_r>:
 8003c58:	b538      	push	{r3, r4, r5, lr}
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	4608      	mov	r0, r1
 8003c5e:	4611      	mov	r1, r2
 8003c60:	2200      	movs	r2, #0
 8003c62:	4d05      	ldr	r5, [pc, #20]	; (8003c78 <_lseek_r+0x20>)
 8003c64:	602a      	str	r2, [r5, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	f7fc fed8 	bl	8000a1c <_lseek>
 8003c6c:	1c43      	adds	r3, r0, #1
 8003c6e:	d102      	bne.n	8003c76 <_lseek_r+0x1e>
 8003c70:	682b      	ldr	r3, [r5, #0]
 8003c72:	b103      	cbz	r3, 8003c76 <_lseek_r+0x1e>
 8003c74:	6023      	str	r3, [r4, #0]
 8003c76:	bd38      	pop	{r3, r4, r5, pc}
 8003c78:	20000164 	.word	0x20000164

08003c7c <memchr>:
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	b510      	push	{r4, lr}
 8003c80:	b2c9      	uxtb	r1, r1
 8003c82:	4402      	add	r2, r0
 8003c84:	4293      	cmp	r3, r2
 8003c86:	4618      	mov	r0, r3
 8003c88:	d101      	bne.n	8003c8e <memchr+0x12>
 8003c8a:	2000      	movs	r0, #0
 8003c8c:	e003      	b.n	8003c96 <memchr+0x1a>
 8003c8e:	7804      	ldrb	r4, [r0, #0]
 8003c90:	3301      	adds	r3, #1
 8003c92:	428c      	cmp	r4, r1
 8003c94:	d1f6      	bne.n	8003c84 <memchr+0x8>
 8003c96:	bd10      	pop	{r4, pc}

08003c98 <__malloc_lock>:
 8003c98:	4801      	ldr	r0, [pc, #4]	; (8003ca0 <__malloc_lock+0x8>)
 8003c9a:	f7ff bb13 	b.w	80032c4 <__retarget_lock_acquire_recursive>
 8003c9e:	bf00      	nop
 8003ca0:	20000158 	.word	0x20000158

08003ca4 <__malloc_unlock>:
 8003ca4:	4801      	ldr	r0, [pc, #4]	; (8003cac <__malloc_unlock+0x8>)
 8003ca6:	f7ff bb0e 	b.w	80032c6 <__retarget_lock_release_recursive>
 8003caa:	bf00      	nop
 8003cac:	20000158 	.word	0x20000158

08003cb0 <_read_r>:
 8003cb0:	b538      	push	{r3, r4, r5, lr}
 8003cb2:	4604      	mov	r4, r0
 8003cb4:	4608      	mov	r0, r1
 8003cb6:	4611      	mov	r1, r2
 8003cb8:	2200      	movs	r2, #0
 8003cba:	4d05      	ldr	r5, [pc, #20]	; (8003cd0 <_read_r+0x20>)
 8003cbc:	602a      	str	r2, [r5, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	f7fc fe4f 	bl	8000962 <_read>
 8003cc4:	1c43      	adds	r3, r0, #1
 8003cc6:	d102      	bne.n	8003cce <_read_r+0x1e>
 8003cc8:	682b      	ldr	r3, [r5, #0]
 8003cca:	b103      	cbz	r3, 8003cce <_read_r+0x1e>
 8003ccc:	6023      	str	r3, [r4, #0]
 8003cce:	bd38      	pop	{r3, r4, r5, pc}
 8003cd0:	20000164 	.word	0x20000164

08003cd4 <_init>:
 8003cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cd6:	bf00      	nop
 8003cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cda:	bc08      	pop	{r3}
 8003cdc:	469e      	mov	lr, r3
 8003cde:	4770      	bx	lr

08003ce0 <_fini>:
 8003ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ce2:	bf00      	nop
 8003ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ce6:	bc08      	pop	{r3}
 8003ce8:	469e      	mov	lr, r3
 8003cea:	4770      	bx	lr
