#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cac77566f0 .scope module, "veda_mem_2_tb" "veda_mem_2_tb" 2 3;
 .timescale -12 -12;
v000001cac77611e0_0 .var "Mode", 0 0;
v000001cac7761280_0 .var "address_a", 5 0;
v000001cac7761320_0 .var "address_b", 5 0;
v000001cac77613c0_0 .var "clk", 0 0;
v000001cac7761460_0 .var "dataIn", 7 0;
v000001cac7762450_0 .net "dataOut", 7 0, v000001cac7716780_0;  1 drivers
v000001cac7761910_0 .var "rst", 0 0;
v000001cac7761d70_0 .var "we", 0 0;
S_000001cac7767260 .scope module, "uut" "veda_mem_2" 2 9, 3 1 0, S_000001cac77566f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 6 "address_a";
    .port_info 4 /INPUT 6 "address_b";
    .port_info 5 /INPUT 8 "dataIn";
    .port_info 6 /INPUT 1 "Mode";
    .port_info 7 /OUTPUT 8 "dataOut";
v000001cac7756880_0 .net "Mode", 0 0, v000001cac77611e0_0;  1 drivers
v000001cac7767580_0 .net "address_a", 5 0, v000001cac7761280_0;  1 drivers
v000001cac7767620_0 .net "address_b", 5 0, v000001cac7761320_0;  1 drivers
v000001cac77165a0_0 .var "address_reg", 4 0;
v000001cac7716640_0 .net "clk", 0 0, v000001cac77613c0_0;  1 drivers
v000001cac77166e0_0 .net "dataIn", 7 0, v000001cac7761460_0;  1 drivers
v000001cac7716780_0 .var "dataOut", 7 0;
v000001cac7716820_0 .var/i "i", 31 0;
v000001cac7761000 .array "ram", 0 31, 7 0;
v000001cac77610a0_0 .net "rst", 0 0, v000001cac7761910_0;  1 drivers
v000001cac7761140_0 .net "we", 0 0, v000001cac7761d70_0;  1 drivers
E_000001cac77589b0 .event posedge, v000001cac7716640_0;
S_000001cac77673f0 .scope begin, "veda_mem_2" "veda_mem_2" 3 11, 3 11 0, S_000001cac7767260;
 .timescale -12 -12;
S_000001cac7716410 .scope begin, "kuchTohHai" "kuchTohHai" 3 13, 3 13 0, S_000001cac77673f0;
 .timescale -12 -12;
    .scope S_000001cac7767260;
T_0 ;
    %wait E_000001cac77589b0;
    %fork t_1, S_000001cac77673f0;
    %jmp t_0;
    .scope S_000001cac77673f0;
t_1 ;
    %load/vec4 v000001cac77610a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac7716820_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001cac7716820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %fork t_3, S_000001cac7716410;
    %jmp t_2;
    .scope S_000001cac7716410;
t_3 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001cac7716820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac7761000, 0, 4;
    %end;
    .scope S_000001cac77673f0;
t_2 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cac7716820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cac7716820_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cac7716780_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cac77165a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cac7756880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001cac7761140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000001cac77166e0_0;
    %load/vec4 v000001cac7767580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac7761000, 0, 4;
    %load/vec4 v000001cac7767580_0;
    %pad/u 5;
    %assign/vec4 v000001cac77165a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001cac7767580_0;
    %pad/u 5;
    %assign/vec4 v000001cac77165a0_0, 0;
T_0.7 ;
    %load/vec4 v000001cac7767620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cac7761000, 4;
    %assign/vec4 v000001cac7716780_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001cac77165a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cac7761000, 4;
    %assign/vec4 v000001cac7716780_0, 0;
T_0.5 ;
T_0.1 ;
    %end;
    .scope S_000001cac7767260;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000001cac77566f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cac77613c0_0, 0;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v000001cac77613c0_0;
    %inv;
    %assign/vec4 v000001cac77613c0_0, 0;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001cac77566f0;
T_2 ;
    %vpi_call 2 15 "$dumpfile", "veda_mem_2_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cac77566f0 {0 0 0};
    %vpi_call 2 17 "$monitor", v000001cac7762450_0 {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001cac7761460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac7761d70_0, 0, 1;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761280_0, 0, 6;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761320_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac7761910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac77611e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001cac7761460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac7761d70_0, 0, 1;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761280_0, 0, 6;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761320_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac7761910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac77611e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 93, 0, 8;
    %store/vec4 v000001cac7761460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac7761d70_0, 0, 1;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001cac7761280_0, 0, 6;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761320_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac7761910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac77611e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 87, 0, 8;
    %store/vec4 v000001cac7761460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac7761d70_0, 0, 1;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761280_0, 0, 6;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761320_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac7761910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac77611e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 117, 0, 8;
    %store/vec4 v000001cac7761460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac7761d70_0, 0, 1;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001cac7761280_0, 0, 6;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001cac7761320_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac7761910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac77611e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 87, 0, 8;
    %store/vec4 v000001cac7761460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac7761d70_0, 0, 1;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761280_0, 0, 6;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001cac7761320_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac7761910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac77611e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 117, 0, 8;
    %store/vec4 v000001cac7761460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac7761d70_0, 0, 1;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001cac7761280_0, 0, 6;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001cac7761320_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac7761910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac77611e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\veda_mem_2_tb.v";
    "./veda_mem_2.v";
