8
avrora/sim/mcu/ReprogrammableCodeSegment$SPMCSR_reg.clearBusy()V
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 2
1 1 -1 
10 1 -1 
Functions: 1
5 0 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ReprogrammableCodeSegment$SPMCSR_reg.reset()V
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 1
1 1 -1 
Functions: 1
9 1 -1 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ReprogrammableCodeSegment$SPMCSR_reg.write(B)V
PTG:
Vars:
11
$r2 1 64 
$r5 1 64 
$r6 1 60 
$r4 1 57 
$r10 1 128 
r0 1 -1 
$r3 1 60 
$r7 1 57 
$r1 1 57 
$r8 1 107 
$r9 1 57 
Fields: 3
-1 reset 64
-1 this$0 57
57 mainClock 60
Accesses: 11
112 1 -1 
100 1 -1 
133 1 -1 
70 1 -1 
71 1 57 
103 1 -1 
56 1 -1 
57 1 57 
124 1 -1 
77 1 -1 
63 1 -1 
Functions: 8
67 2 64 60 
84 2 64 60 
116 0 
149 1 128 
104 2 57 60 
121 1 107 
137 0 
125 2 57 60 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ReprogrammableCodeSegment$SPMCSR_reg.isBusy()Z
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 1
0 1 -1 
Functions: 1
4 0 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ReprogrammableCodeSegment$SPMCSR_reg.<init>(Lavrora/sim/mcu/ReprogrammableCodeSegment;Lavrora/sim/mcu/ReprogrammableCodeSegment$1;)V
PTG:
Vars:
3
r0 1 -1 
r2 1 -3 
r1 1 -2 
Fields: 0
Accesses: 0
Functions: 1
2 2 -1 -2 
Constructors: 1
2 -1

Summary: 4
-3 -2 -1 0 
avrora/sim/mcu/ReprogrammableCodeSegment$SPMCSR_reg.<init>(Lavrora/sim/mcu/ReprogrammableCodeSegment;)V
PTG:
Vars:
3
r0 1 -1 
$r2 1 10 
r1 1 -2 
Fields: 0
Accesses: 2
2 1 -1 
18 1 -1 
Functions: 2
6 1 -1 
15 2 -1 10 
Constructors: 2
6 -1
15 10

Summary: 2
-1 0 
avrora/sim/mcu/ReprogrammableCodeSegment$SPMCSR_reg.getState()I
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 1
0 1 -1 
Functions: 0
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ReprogrammableCodeSegment$SPMCSR_reg.setBusy()V
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 2
1 1 -1 
10 1 -1 
Functions: 1
5 0 
Constructors: 0

Summary: 1
-1 
