==27785== Cachegrind, a cache and branch-prediction profiler
==27785== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27785== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27785== Command: ./mser .
==27785== 
--27785-- warning: L3 cache found, using its data for the LL simulation.
--27785-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27785-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27785== 
==27785== Process terminating with default action of signal 15 (SIGTERM)
==27785==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27785==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27785== 
==27785== I   refs:      2,108,639,852
==27785== I1  misses:            1,215
==27785== LLi misses:            1,204
==27785== I1  miss rate:          0.00%
==27785== LLi miss rate:          0.00%
==27785== 
==27785== D   refs:        857,298,582  (580,017,592 rd   + 277,280,990 wr)
==27785== D1  misses:        4,235,773  (  2,970,256 rd   +   1,265,517 wr)
==27785== LLd misses:        1,938,356  (    725,121 rd   +   1,213,235 wr)
==27785== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27785== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27785== 
==27785== LL refs:           4,236,988  (  2,971,471 rd   +   1,265,517 wr)
==27785== LL misses:         1,939,560  (    726,325 rd   +   1,213,235 wr)
==27785== LL miss rate:            0.1% (        0.0%     +         0.4%  )
