Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul  2 23:47:04 2022
| Host         : tueszero running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   325 |
|    Minimum number of control sets                        |   325 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   871 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   325 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    71 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    26 |
| >= 14 to < 16      |    38 |
| >= 16              |   103 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             700 |          284 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |             534 |          283 |
| Yes          | No                    | No                     |            1805 |          498 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1664 |          517 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                       Clock Signal                                       |                                                                                                       Enable Signal                                                                                                       |                                                                             Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/total_score[3]_INST_0_i_1 |                                                                                                                                                                                                                           |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                             | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__2_n_0                          |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
| ~zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/shoot_i_2                 |                                                                                                                                                                                                                           |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                  |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                             |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                             |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                             |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                       |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg    |                                                                                                                                                                          |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift |                                                                                                                                                                          |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/o_clk_1x                     |                                                                                                                                                                                                                           |                                                                                                                                                                          |                3 |              3 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                            |                                                                                                                                                                          |                2 |              3 |         1.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/FSM_sequential_ahb_wr_rd_cs[3]_i_1_n_0                                                                                                                  | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                                   |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                      | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                       | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                      |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/E[0]                                                                                                                                                                                                          |                                                                                                                                                                          |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                        |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                            |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                             | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                      |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0        | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                        |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                            |                4 |              4 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                           |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                     | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                         | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/total_score[4]_INST_0_1                                                                                                                                   | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy2/sprite_y[9]_i_1__18_n_0                                                                                    |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 |                                                                                                                                                                                                                           | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/total_score[2]_INST_0_1                                                                                  |                4 |              4 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/myPrescaler_0/inst/counter[3]_i_1_n_0                                                                                                             |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                     | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                            | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                              |                                                                                                                                                                          |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                        | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                        | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                        | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                        | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                        | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                       | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/myI2STx_v1_0_0/inst/bclk1_out                                                                                                                                                                      |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                        | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                          | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                        | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                                               | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg_1[0]                                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/FSM_onehot_state[0]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                 |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                    |                                                                                                                                                                          |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                        | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                     | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                       | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                 | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                       | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                      |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                 |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                     | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                     | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                     | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                      | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                      | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                     | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                1 |              5 |         5.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                               |                3 |              5 |         1.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                1 |              5 |         5.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                         | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                4 |              5 |         1.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                         | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                     | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                3 |              5 |         1.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                            |                                                                                                                                                                          |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 |                                                                                                                                                                                                                           | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/shoot_i_4__0_0                                                                                           |                5 |              5 |         1.00 |
|  sound_effect/M_AHB_0_hrdata_reg[4]_i_2_n_0                                              |                                                                                                                                                                                                                           |                                                                                                                                                                          |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/E[0]                                                                                                                                                      | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                                   |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                  | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                      |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                  | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                1 |              5 |         5.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                  | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                      |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                               |                                                                                                                                                                          |                2 |              6 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                             | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                     |                1 |              6 |         6.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/bitcounter[5]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                          |                2 |              6 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/myI2STx_v1_0_0/inst/sdata0_out                                                                                                                                                                     |                                                                                                                                                                          |                2 |              6 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                 | zynq_module/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                         |                1 |              6 |         6.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                      |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_en                                                                                                                                       | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                                   |                4 |              6 |         1.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_s_ready_dup                                                                                                                                           | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                                   |                4 |              6 |         1.50 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy3/shoot_reg_0                                                                                                                                                        |                                                                                                                                                                          |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/AWREADY_i_reg_1[0]                                                                                                                                       | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                                   |                2 |              7 |         3.50 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy1/shoot_reg_0                                                                                                                                                        | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy1/shoot_reg_1                                                                                                       |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy2/shoot_reg_0                                                                                                                                                        | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy2/shoot_reg_1                                                                                                       |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy4/shoot_reg_0                                                                                                                                                        | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy4/shoot_reg_1                                                                                                       |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy5/shoot_reg_0                                                                                                                                                        | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy5/shoot_reg_1                                                                                                       |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/E[0]                                                                                                                                                        |                                                                                                                                                                          |                3 |              7 |         2.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                           |                                                                                                                                                                          |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/wrap_brst_count[7]_i_1_n_0                                                                                                                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                                   |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                              |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                      | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                      | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                    |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                5 |              8 |         1.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                              |                4 |              8 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                              |                5 |              8 |         1.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                    |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                    |                                                                                                                                                                          |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                    |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                              |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/buffer[7]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                          |                4 |              8 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/p_1_out[7]                                                                                                                                                                   |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                            | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/rxbuffer[7]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                           |                                                                                                                                                                          |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                              |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                        |                                                                                                                                                                          |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                 | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                         | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                    |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                    |                                                                                                                                                                          |                4 |              8 |         2.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy4/shoot_reg_0                                                                                                                                                        |                                                                                                                                                                          |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy2/shoot_reg_0                                                                                                                                                        |                                                                                                                                                                          |                2 |              9 |         4.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                             | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                3 |              9 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy3/shoot_reg_0                                                                                                                                                        | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile3/sprite_y[9]_i_1__12_n_0                                                                                |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy1/shoot_reg_0                                                                                                                                                        |                                                                                                                                                                          |                3 |              9 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                    | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                            |                                                                                                                                                                          |                5 |              9 |         1.80 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                2 |              9 |         4.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy5/shoot_reg_0                                                                                                                                                        |                                                                                                                                                                          |                2 |              9 |         4.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                4 |             10 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset0_out                                                                          |                5 |             10 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                5 |             10 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                         | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                4 |             10 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                3 |             10 |         3.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |                6 |             11 |         1.83 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                          |                6 |             11 |         1.83 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                      |                                                                                                                                                                          |                3 |             11 |         3.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                7 |             12 |         1.71 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                            |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                             | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                                             | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                            |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                           |                6 |             12 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                         |                                                                                                                                                                          |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                           |                5 |             12 |         2.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                            |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                         |                                                                                                                                                                          |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                 |                                                                                                                                                                          |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                            |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/total_score[4]_INST_0_1                                                                                                                                   | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy2/sprite_y[15]_i_1__20_n_0                                                                                   |                4 |             12 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/o_clk_1x                     |                                                                                                                                                                                                                           | zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/SR[0]                                                                                                        |               10 |             12 |         1.20 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                                                       | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                4 |             13 |         3.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                      |                                                                                                                                                                          |                5 |             13 |         2.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                          |                3 |             13 |         4.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                          |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                   |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                          |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                     | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                3 |             13 |         4.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                             |                                                                                                                                                                          |                3 |             13 |         4.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                     | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                3 |             13 |         4.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                8 |             13 |         1.62 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                             | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                4 |             13 |         3.25 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/E[0]                                                                                                                                                        | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/sprite_y_reg[0]                                                                                            |                4 |             13 |         3.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             14 |         2.80 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                  |                                                                                                                                                                          |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                 |                                                                                                                                                                          |                2 |             14 |         7.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                          |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                           |                                                                                                                                                                          |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                          |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                           |                                                                                                                                                                          |                2 |             14 |         7.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/total_score[4]_INST_0_1                                                                                                                                   | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy3/sprite_x[15]_i_1__13_n_0                                                                                   |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |             14 |         7.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                 | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             14 |         2.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                    | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |             14 |         7.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/E[0]                                                                                                                                                        | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/sprite_y_reg[14]_0                                                                                         |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                   | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             14 |         4.67 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/E[0]                                                                                                                                                        | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/sprite_y_reg[14]                                                                                           |                4 |             14 |         3.50 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/player_projectile/sprite_x[15]_i_1__5_n_0                                                                                                                                 |                                                                                                                                                                          |                4 |             15 |         3.75 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile2_7/sprite_x                                                                                                                                              |                                                                                                                                                                          |                5 |             15 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile2_4/sprite_x                                                                                                                                              |                                                                                                                                                                          |                5 |             15 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile2_1/sprite_x                                                                                                                                              |                                                                                                                                                                          |                5 |             15 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile2_6/sprite_x                                                                                                                                              |                                                                                                                                                                          |                5 |             15 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile2_3/sprite_x                                                                                                                                              |                                                                                                                                                                          |                5 |             15 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile2_5/sprite_x                                                                                                                                              |                                                                                                                                                                          |                4 |             15 |         3.75 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile2_2/sprite_x                                                                                                                                              |                                                                                                                                                                          |                4 |             15 |         3.75 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy8/shoot_reg_0[0]                                                                                                                                              |                                                                                                                                                                          |                5 |             15 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/total_score[4]_INST_0_1                                                                                                                                   | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_y[15]_i_1__6_n_0                                                                                  |                4 |             15 |         3.75 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/shoot_reg_0[0]                                                                                                                                              |                                                                                                                                                                          |                5 |             15 |         3.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/shoot_signal_stage2_e2                                                                                                                                      |                                                                                                                                                                          |                5 |             16 |         3.20 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/shoot_signal_stage2_e3                                                                                                                                      |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/myI2STx_v1_0_0/inst/shiftreg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                          |                5 |             16 |         3.20 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy5/shoot_signal_stage2_e5                                                                                                                                      |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                9 |             16 |         1.78 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy6/E[0]                                                                                                                                                        |                                                                                                                                                                          |                5 |             16 |         3.20 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy7/shoot_signal_stage2_e7                                                                                                                                      |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/total_score[4]_INST_0_1                                                                                                                                   | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy1/sprite_y[15]_i_1__19_n_0                                                                                   |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy8/shoot_signal_stage2_e8                                                                                                                                      |                                                                                                                                                                          |                5 |             16 |         3.20 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/shoot_signal_stage2_e9                                                                                                                                      |                                                                                                                                                                          |                6 |             16 |         2.67 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy4/shoot_signal_stage2_e4                                                                                                                                      |                                                                                                                                                                          |                6 |             16 |         2.67 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/shoot_reg_0                                                                                                                                                 |                                                                                                                                                                          |                5 |             16 |         3.20 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/E[0]                                                                                                                                                        |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy2/shoot_reg_0                                                                                                                                                 |                                                                                                                                                                          |                8 |             16 |         2.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy2/E[0]                                                                                                                                                        |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy3/shoot_reg_0                                                                                                                                                 |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy3/E[0]                                                                                                                                                        |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/sprite_y_reg[14]                                                                                                                                            |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/item1/item_true0                                                                                                                                                          |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/item2/item_true0                                                                                                                                                          |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/shoot_signal_stage2_e1                                                                                                                                      |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/sprite_y_reg[14]_0                                                                                                                                          |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/sprite_y_reg[0]                                                                                                                                             |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                    |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                    |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                 |                                                                                                                                                                          |                4 |             17 |         4.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                             | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             19 |         3.17 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                             | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             19 |         2.71 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                       | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                7 |             19 |         2.71 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             19 |         3.80 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                          |                8 |             20 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                    |                                                                                                                                                                          |                5 |             20 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                          |                8 |             20 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                          |                8 |             20 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                          |                7 |             20 |         2.86 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                       |                                                                                                                                                                          |                6 |             21 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                            |                6 |             21 |         3.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/axi_prot[2]_i_1_n_0                                                                                                                                      | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                                   |                5 |             22 |         4.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                 | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             22 |         3.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               13 |             23 |         1.77 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                      | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                9 |             23 |         2.56 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                             |                                                                                                                                                                          |                6 |             23 |         3.83 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                   |                7 |             25 |         3.57 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/o_clk_1x                     | zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy[15]_i_1_n_0                                                                                                                                              | RST_BTN_IBUF                                                                                                                                                             |               22 |             27 |         1.23 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                    |                                                                                                                                                                          |                9 |             27 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                     |                                                                                                                                                                          |                9 |             27 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                                          |                6 |             28 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                   |                                                                                                                                                                          |                5 |             28 |         5.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                   |                                                                                                                                                                          |                6 |             28 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                      | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             28 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                  |                                                                                                                                                                          |                6 |             28 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                                          |                7 |             28 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                                          |                6 |             28 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                                   |               20 |             28 |         1.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                      | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                9 |             28 |         3.11 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                  |                                                                                                                                                                          |                6 |             28 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                         | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                9 |             28 |         3.11 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                         | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]     |                6 |             28 |         4.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                                          |                7 |             28 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                    |                                                                                                                                                                          |                8 |             30 |         3.75 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                      |                                                                                                                                                                          |                8 |             30 |         3.75 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                       | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |         3.88 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                       | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |         3.88 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/total_score[4]_INST_0_1                                                                                                                                   | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy5/sprite_y                                                                                                   |                8 |             31 |         3.88 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/total_score[4]_INST_0_1                                                                                                                                   | zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy4/sprite_y                                                                                                   |                8 |             31 |         3.88 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                       | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset0_out                                                                          |                8 |             32 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                  |                                                                                                                                                                          |                7 |             32 |         4.57 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_1[0]                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                6 |             32 |         5.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                    |                                                                                                                                                                          |                6 |             32 |         5.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/myI2STx_v1_0_0/inst/s00_axis_tready0                                                                                                                                                               |                                                                                                                                                                          |                6 |             32 |         5.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                       | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                8 |             32 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                   | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                7 |             32 |         4.57 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                          |                4 |             32 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                              | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                             |                                                                                                                                                                          |                9 |             33 |         3.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                      | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                9 |             33 |         3.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                  |                                                                                                                                                                          |                9 |             34 |         3.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                  |                                                                                                                                                                          |                9 |             34 |         3.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                    |                                                                                                                                                                          |               10 |             34 |         3.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                          |                7 |             36 |         5.14 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                          |               10 |             36 |         3.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                          |                                                                                                                                                                          |               10 |             36 |         3.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1                                                     |               18 |             36 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                           |                                                                                                                                                                          |                6 |             36 |         6.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               10 |             39 |         3.90 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |               13 |             40 |         3.08 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               14 |             40 |         2.86 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               10 |             40 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               13 |             40 |         3.08 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |               21 |             42 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               10 |             42 |         4.20 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                           |                                                                                                                                                                          |               17 |             45 |         2.65 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                          |                                                                                                                                                                          |               13 |             46 |         3.54 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                           |                                                                                                                                                                          |                7 |             46 |         6.57 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                          |                9 |             46 |         5.11 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                          |               12 |             46 |         3.83 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                          |                7 |             56 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                          |                7 |             56 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                          |                8 |             64 |         8.00 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/o_clk_1x                     |                                                                                                                                                                                                                           | RST_BTN_IBUF                                                                                                                                                             |               54 |             72 |         1.33 |
|  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG                 |                                                                                                                                                                                                                           |                                                                                                                                                                          |              131 |            319 |         2.44 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0                              |                                                                                                                                                                                                                           |                                                                                                                                                                          |              148 |            373 |         2.52 |
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


