
*** Running vivado
    with args -log zusys_SC0808BF_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_SC0808BF_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
1 Beta devices matching pattern found, 1 enabled.
Set Board Part RepoPath: /home/matt/Git/te0808/board_files
source zusys_SC0808BF_0_0.tcl -notrace
Command: synth_design -top zusys_SC0808BF_0_0 -part xczu9eg-ffvc900-1-i-es1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-es1'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-es1'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16943 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1370.332 ; gain = 0.000 ; free physical = 174 ; free virtual = 17478
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zusys_SC0808BF_0_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/synth/zusys_SC0808BF_0_0.vhd:84]
	Parameter C_PCB_REV bound to: 0 - type: integer 
	Parameter C_GENERIC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SC0808BF' declared at '/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/SC0808BF.vhd:34' bound to instance 'U0' of component 'SC0808BF' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/synth/zusys_SC0808BF_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'SC0808BF' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/SC0808BF.vhd:86]
	Parameter C_PCB_REV bound to: 0 - type: integer 
	Parameter C_GENERIC bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddrspi_master' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:32]
	Parameter C_DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddrspi_master' (1#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'SC0808BF' (2#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/SC0808BF.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'zusys_SC0808BF_0_0' (3#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/synth/zusys_SC0808BF_0_0.vhd:84]
WARNING: [Synth 8-3331] design ddrspi_master has unconnected port resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1379.613 ; gain = 9.281 ; free physical = 223 ; free virtual = 17502
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1379.613 ; gain = 9.281 ; free physical = 199 ; free virtual = 17478
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvc900-1-i-es1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2076.309 ; gain = 0.000 ; free physical = 952 ; free virtual = 10911
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 2076.309 ; gain = 705.977 ; free physical = 326 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvc900-1-i-es1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 2076.309 ; gain = 705.977 ; free physical = 326 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 2076.309 ; gain = 705.977 ; free physical = 328 ; free virtual = 10974
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 2076.309 ; gain = 705.977 ; free physical = 312 ; free virtual = 10959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ddrspi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/i_ddrspi_SC/control_d3_reg was removed.  [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element U0/i_ddrspi_SC2/control_d3_reg was removed.  [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element U0/i_ddrspi_SC/cnt_reg was removed.  [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element U0/i_ddrspi_SC2/cnt_reg was removed.  [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:87]
INFO: [Synth 8-4471] merging register 'U0/i_ddrspi_SC2/control_d_reg' into 'U0/i_ddrspi_SC/control_d_reg' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:83]
INFO: [Synth 8-4471] merging register 'U0/i_ddrspi_SC2/control_d2_reg' into 'U0/i_ddrspi_SC/control_d2_reg' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element U0/i_ddrspi_SC2/control_d_reg was removed.  [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element U0/i_ddrspi_SC2/control_d2_reg was removed.  [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element U0/i_ddrspi_SC2/cnt_reg was removed.  [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/8125/src/ddrspi_master.vhd:87]
WARNING: [Synth 8-3331] design zusys_SC0808BF_0_0 has unconnected port sys_resetn
INFO: [Synth 8-3886] merging instance 'U0/i_ddrspi_SC/TX_CLK_reg' (FD_1) to 'U0/i_ddrspi_SC2/TX_CLK_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:02:14 . Memory (MB): peak = 2076.309 ; gain = 705.977 ; free physical = 265 ; free virtual = 10930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:03:16 . Memory (MB): peak = 2499.738 ; gain = 1129.406 ; free physical = 173 ; free virtual = 10805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:03:16 . Memory (MB): peak = 2499.738 ; gain = 1129.406 ; free physical = 173 ; free virtual = 10805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:03:16 . Memory (MB): peak = 2518.770 ; gain = 1148.438 ; free physical = 171 ; free virtual = 10803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:03:17 . Memory (MB): peak = 2518.770 ; gain = 1148.438 ; free physical = 178 ; free virtual = 10857
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:03:17 . Memory (MB): peak = 2518.770 ; gain = 1148.438 ; free physical = 176 ; free virtual = 10857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:03:17 . Memory (MB): peak = 2518.770 ; gain = 1148.438 ; free physical = 171 ; free virtual = 10856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:03:17 . Memory (MB): peak = 2518.770 ; gain = 1148.438 ; free physical = 171 ; free virtual = 10856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:03:17 . Memory (MB): peak = 2518.770 ; gain = 1148.438 ; free physical = 169 ; free virtual = 10856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:03:17 . Memory (MB): peak = 2518.770 ; gain = 1148.438 ; free physical = 169 ; free virtual = 10856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |    65|
|4     |LUT4 |     3|
|5     |LUT5 |     3|
|6     |LUT6 |     2|
|7     |FDRE |   203|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   281|
|2     |  U0             |SC0808BF        |   280|
|3     |    i_ddrspi_SC  |ddrspi_master   |   180|
|4     |    i_ddrspi_SC2 |ddrspi_master_0 |   100|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:03:17 . Memory (MB): peak = 2518.770 ; gain = 1148.438 ; free physical = 169 ; free virtual = 10856
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2518.770 ; gain = 451.742 ; free physical = 175 ; free virtual = 10881
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:03:18 . Memory (MB): peak = 2518.777 ; gain = 1148.438 ; free physical = 173 ; free virtual = 10880
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:03:20 . Memory (MB): peak = 2541.770 ; gain = 1171.438 ; free physical = 183 ; free virtual = 11066
INFO: [Common 17-1381] The checkpoint '/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_SC0808BF_0_0_synth_1/zusys_SC0808BF_0_0.dcp' has been generated.
