-- Test Bench VHDL for IBM SMS ALD page 12.12.60.1
-- Title: COMPUTE DISABLE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/29/2020 2:21:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_60_1_COMPUTE_DISABLE_ACC_tb is
end ALD_12_12_60_1_COMPUTE_DISABLE_ACC_tb;

architecture behavioral of ALD_12_12_60_1_COMPUTE_DISABLE_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_12_12_60_1_COMPUTE_DISABLE_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_I_RING_10_TIME:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_E_CH_FORMS_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_I_O_PERCENT_OR_LOZENGE:	 in STD_LOGIC;
		PS_I_RING_3_TIME:	 in STD_LOGIC;
		PS_FORMS_OR_1403_PRT_BUFF_BUSY:	 in STD_LOGIC;
		MS_FORMS_STACKER_GO:	 in STD_LOGIC;
		MS_F_CH_TAPE_CALL:	 in STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC:	 in STD_LOGIC;
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1:	 in STD_LOGIC;
		MS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		MS_F_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_SPECIAL_STOP_LATCH:	 in STD_LOGIC;
		MS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_F_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_E_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_E_CH_TAPE_CALL:	 in STD_LOGIC;
		PS_E_CH_BUSY_BUS:	 in STD_LOGIC;
		MS_UNIT_CONTROL_INST_RO_DELAY:	 in STD_LOGIC;
		MS_E_CYCLE_REQUIRED:	 in STD_LOGIC;
		PS_FILE_OP:	 in STD_LOGIC;
		MS_E_CH_DIGIT_ADVANCE:	 in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA:	 in STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_1401_UNIT_CTRL_DELAY:	 in STD_LOGIC;
		MS_E2_REG_FULL:	 in STD_LOGIC;
		MS_1401_M_OR_L_TAPE_DELAY:	 in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_STAR_1412_19:	 in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_JRJ:	 in STD_LOGIC;
		MS_E_CH_INT_END_OF_XFER_DELAYED:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_E1_REG_FULL:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH:	 in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_COMP_DSBLE_E_CH:	 in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_1401_MODE: STD_LOGIC := '0';
	signal PS_I_RING_10_TIME: STD_LOGIC := '0';
	signal PS_M_OR_L_OP_CODES: STD_LOGIC := '0';
	signal PS_E_CH_FORMS_CTRL_OP_CODE: STD_LOGIC := '0';
	signal PS_I_O_PERCENT_OR_LOZENGE: STD_LOGIC := '0';
	signal PS_I_RING_3_TIME: STD_LOGIC := '0';
	signal PS_FORMS_OR_1403_PRT_BUFF_BUSY: STD_LOGIC := '0';
	signal MS_FORMS_STACKER_GO: STD_LOGIC := '1';
	signal MS_F_CH_TAPE_CALL: STD_LOGIC := '1';
	signal MS_1401_CARD_PRINT_IN_PROC: STD_LOGIC := '1';
	signal MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR: STD_LOGIC := '1';
	signal PS_I_RING_5_TIME: STD_LOGIC := '0';
	signal PS_E_CH_IN_PROCESS: STD_LOGIC := '0';
	signal PS_BRANCH_ON_STATUS_CH_1: STD_LOGIC := '0';
	signal MS_E_CH_IN_PROCESS: STD_LOGIC := '1';
	signal MS_F_CH_IN_PROCESS: STD_LOGIC := '1';
	signal PS_SPECIAL_STOP_LATCH: STD_LOGIC := '0';
	signal MS_E_CH_OVLP_IN_PROCESS: STD_LOGIC := '1';
	signal MS_F_CH_OVLP_IN_PROCESS: STD_LOGIC := '1';
	signal MS_E_CH_UNOVLP_IN_PROCESS: STD_LOGIC := '1';
	signal MS_E_CH_TAPE_CALL: STD_LOGIC := '1';
	signal PS_E_CH_BUSY_BUS: STD_LOGIC := '0';
	signal MS_UNIT_CONTROL_INST_RO_DELAY: STD_LOGIC := '1';
	signal MS_E_CYCLE_REQUIRED: STD_LOGIC := '1';
	signal PS_FILE_OP: STD_LOGIC := '0';
	signal MS_E_CH_DIGIT_ADVANCE: STD_LOGIC := '1';
	signal PS_E_CH_SELECT_TAPE_DATA: STD_LOGIC := '0';
	signal PS_PERCENT_TYPE_OP_CODES: STD_LOGIC := '0';
	signal MS_1401_UNIT_CTRL_DELAY: STD_LOGIC := '1';
	signal MS_E2_REG_FULL: STD_LOGIC := '1';
	signal MS_1401_M_OR_L_TAPE_DELAY: STD_LOGIC := '1';
	signal PS_COMP_DISABLE_CYCLE_STAR_1412_19: STD_LOGIC := '0';
	signal PS_COMP_DISABLE_CYCLE_JRJ: STD_LOGIC := '0';
	signal MS_E_CH_INT_END_OF_XFER_DELAYED: STD_LOGIC := '1';
	signal PS_E_CH_OUTPUT_MODE: STD_LOGIC := '0';
	signal PS_E_CH_OVLP_IN_PROCESS: STD_LOGIC := '0';
	signal PS_E1_REG_FULL: STD_LOGIC := '0';
	signal PS_E_CH_INPUT_MODE: STD_LOGIC := '0';
	signal MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH: STD_LOGIC := '1';
	signal PS_E_CH_2ND_ADDR_TRF: STD_LOGIC := '0';
	signal PS_Q_OR_V_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal MS_COMP_DSBLE_E_CH: STD_LOGIC := '1';

	-- Outputs

	signal PS_COMP_DISABLE_CYCLE: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_12_12_60_1_COMPUTE_DISABLE_ACC port map(
		FPGA_CLK => FPGA_CLK,
		PS_1401_MODE => PS_1401_MODE,
		PS_I_RING_10_TIME => PS_I_RING_10_TIME,
		PS_M_OR_L_OP_CODES => PS_M_OR_L_OP_CODES,
		PS_E_CH_FORMS_CTRL_OP_CODE => PS_E_CH_FORMS_CTRL_OP_CODE,
		PS_I_O_PERCENT_OR_LOZENGE => PS_I_O_PERCENT_OR_LOZENGE,
		PS_I_RING_3_TIME => PS_I_RING_3_TIME,
		PS_FORMS_OR_1403_PRT_BUFF_BUSY => PS_FORMS_OR_1403_PRT_BUFF_BUSY,
		MS_FORMS_STACKER_GO => MS_FORMS_STACKER_GO,
		MS_F_CH_TAPE_CALL => MS_F_CH_TAPE_CALL,
		MS_1401_CARD_PRINT_IN_PROC => MS_1401_CARD_PRINT_IN_PROC,
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR => MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR,
		PS_I_RING_5_TIME => PS_I_RING_5_TIME,
		PS_E_CH_IN_PROCESS => PS_E_CH_IN_PROCESS,
		PS_BRANCH_ON_STATUS_CH_1 => PS_BRANCH_ON_STATUS_CH_1,
		MS_E_CH_IN_PROCESS => MS_E_CH_IN_PROCESS,
		MS_F_CH_IN_PROCESS => MS_F_CH_IN_PROCESS,
		PS_SPECIAL_STOP_LATCH => PS_SPECIAL_STOP_LATCH,
		MS_E_CH_OVLP_IN_PROCESS => MS_E_CH_OVLP_IN_PROCESS,
		MS_F_CH_OVLP_IN_PROCESS => MS_F_CH_OVLP_IN_PROCESS,
		MS_E_CH_UNOVLP_IN_PROCESS => MS_E_CH_UNOVLP_IN_PROCESS,
		MS_E_CH_TAPE_CALL => MS_E_CH_TAPE_CALL,
		PS_E_CH_BUSY_BUS => PS_E_CH_BUSY_BUS,
		MS_UNIT_CONTROL_INST_RO_DELAY => MS_UNIT_CONTROL_INST_RO_DELAY,
		MS_E_CYCLE_REQUIRED => MS_E_CYCLE_REQUIRED,
		PS_FILE_OP => PS_FILE_OP,
		MS_E_CH_DIGIT_ADVANCE => MS_E_CH_DIGIT_ADVANCE,
		PS_E_CH_SELECT_TAPE_DATA => PS_E_CH_SELECT_TAPE_DATA,
		PS_PERCENT_TYPE_OP_CODES => PS_PERCENT_TYPE_OP_CODES,
		MS_1401_UNIT_CTRL_DELAY => MS_1401_UNIT_CTRL_DELAY,
		MS_E2_REG_FULL => MS_E2_REG_FULL,
		MS_1401_M_OR_L_TAPE_DELAY => MS_1401_M_OR_L_TAPE_DELAY,
		PS_COMP_DISABLE_CYCLE_STAR_1412_19 => PS_COMP_DISABLE_CYCLE_STAR_1412_19,
		PS_COMP_DISABLE_CYCLE_JRJ => PS_COMP_DISABLE_CYCLE_JRJ,
		MS_E_CH_INT_END_OF_XFER_DELAYED => MS_E_CH_INT_END_OF_XFER_DELAYED,
		PS_E_CH_OUTPUT_MODE => PS_E_CH_OUTPUT_MODE,
		PS_E_CH_OVLP_IN_PROCESS => PS_E_CH_OVLP_IN_PROCESS,
		PS_E1_REG_FULL => PS_E1_REG_FULL,
		PS_E_CH_INPUT_MODE => PS_E_CH_INPUT_MODE,
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH => MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH,
		PS_E_CH_2ND_ADDR_TRF => PS_E_CH_2ND_ADDR_TRF,
		PS_Q_OR_V_SYMBOL_OP_MODIFIER => PS_Q_OR_V_SYMBOL_OP_MODIFIER,
		MS_COMP_DSBLE_E_CH => MS_COMP_DSBLE_E_CH,
		PS_COMP_DISABLE_CYCLE => PS_COMP_DISABLE_CYCLE);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 10);
   variable subtest: integer;

   begin
   
   testName := "12.12.60.1";
   
   -- Part 1
   
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"START");
   PS_COMP_DISABLE_CYCLE_JRJ <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1");
   PS_COMP_DISABLE_CYCLE_JRJ <= '0';
   MS_E_CH_UNOVLP_IN_PROCESS <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1A");
   MS_E_CH_UNOVLP_IN_PROCESS <= '1';
   MS_E_CYCLE_REQUIRED <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1B");
   MS_E_CYCLE_REQUIRED <= '1';
   MS_FORMS_STACKER_GO <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1C");
   MS_FORMS_STACKER_GO <= '1';
   MS_E_CH_TAPE_CALL <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1D");
   MS_E_CH_TAPE_CALL <= '1';
   MS_UNIT_CONTROL_INST_RO_DELAY <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1E");
   MS_UNIT_CONTROL_INST_RO_DELAY <= '1';
   PS_COMP_DISABLE_CYCLE_STAR_1412_19 <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1F");
   PS_COMP_DISABLE_CYCLE_STAR_1412_19 <= '0';
   MS_1401_CARD_PRINT_IN_PROC <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1G");
   MS_1401_CARD_PRINT_IN_PROC <= '1';
   MS_1401_UNIT_CTRL_DELAY <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1H");
   MS_1401_UNIT_CTRL_DELAY <= '1';
   MS_1401_M_OR_L_TAPE_DELAY <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"1I");
   MS_1401_M_OR_L_TAPE_DELAY <= '1';
   
   -- 2
   
   PS_E_CH_INPUT_MODE <= '1';
   PS_E_CH_OVLP_IN_PROCESS <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"2");
   PS_E1_REG_FULL <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"2A");
   PS_E1_REG_FULL <= '0';
   PS_E_CH_INPUT_MODE <= '0';
   PS_E_CH_OVLP_IN_PROCESS <= '1';  -- Remains at 1
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"2B");
   
   -- 3
   
   
   PS_E_CH_OVLP_IN_PROCESS <= '1';  -- Remains at 1
   MS_E2_REG_FULL <= '1';  -- Even though it was already there (this is NOT)
   PS_E_CH_OUTPUT_MODE <= '1';   
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"3");
   MS_E_CH_INT_END_OF_XFER_DELAYED <= '0';   -- This signal NOT in ILD but on ALD   
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"3");
   PS_E_CH_OUTPUT_MODE <= '0';
   MS_E_CH_INT_END_OF_XFER_DELAYED <= '1';
   
   -- 4
   
   MS_E_CH_IN_PROCESS <= '0';
   PS_I_RING_5_TIME <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"4");
   PS_BRANCH_ON_STATUS_CH_1 <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"4A");
   PS_BRANCH_ON_STATUS_CH_1 <= '0';
   PS_I_RING_5_TIME <= '0';
   
   -- 5
   
   MS_E_CH_IN_PROCESS <= '1';
   MS_F_CH_IN_PROCESS <= '1';
   PS_M_OR_L_OP_CODES <= '1';
   PS_I_O_PERCENT_OR_LOZENGE <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"5");
   PS_I_RING_10_TIME <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"5A");      
   MS_E_CH_IN_PROCESS <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"5B");
   MS_E_CH_IN_PROCESS <= '1';
   MS_F_CH_IN_PROCESS <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"5C");
   MS_F_CH_IN_PROCESS <= '1';
   PS_I_RING_10_TIME <= '0';
   PS_M_OR_L_OP_CODES <= '0';
   PS_I_O_PERCENT_OR_LOZENGE <= '0';
   
   -- 6
   
   PS_E_CH_IN_PROCESS <= '1';
   PS_Q_OR_V_SYMBOL_OP_MODIFIER <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"6");
   PS_E_CH_2ND_ADDR_TRF <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"6A");
   PS_E_CH_IN_PROCESS <= '0';
   PS_Q_OR_V_SYMBOL_OP_MODIFIER <= '0';
   PS_E_CH_2ND_ADDR_TRF <= '0';
   
   -- 7
   
   PS_SPECIAL_STOP_LATCH <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"7");
   MS_E_CH_OVLP_IN_PROCESS <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"7A");
   MS_E_CH_OVLP_IN_PROCESS <= '1';
   MS_F_CH_OVLP_IN_PROCESS <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"7B");
   PS_SPECIAL_STOP_LATCH <= '0';
   MS_E_CH_OVLP_IN_PROCESS <= '1';
   MS_F_CH_OVLP_IN_PROCESS <= '1';
   
   -- 8
   
   PS_E_CH_FORMS_CTRL_OP_CODE <= '1';
   PS_FORMS_OR_1403_PRT_BUFF_BUSY <= '1';
   PS_I_RING_3_TIME <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"8");
   PS_1401_MODE <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"8A");
   PS_E_CH_FORMS_CTRL_OP_CODE <= '0';
   PS_FORMS_OR_1403_PRT_BUFF_BUSY <= '0';
   PS_I_RING_3_TIME <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"8B");
   
   -- 9
   
   PS_1401_MODE <= '1';
   PS_FILE_OP <= '1';
   MS_E_CH_DIGIT_ADVANCE <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"9");
   MS_E_CH_DIGIT_ADVANCE <= '1';  -- NOT
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"9A");
   PS_E_CH_BUSY_BUS <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"9B");   
   PS_1401_MODE <= '0';
   PS_FILE_OP <= '0';
   
   -- 10

   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"10");      
   PS_E_CH_BUSY_BUS <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"10A");      
   PS_1401_MODE <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"10B");      
   PS_PERCENT_TYPE_OP_CODES <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"10C");         
   PS_E_CH_SELECT_TAPE_DATA <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"10D");
   PS_I_RING_5_TIME <= '1';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"10E");
   PS_E_CH_BUSY_BUS <= '0';
   PS_1401_MODE <= '0';
   PS_PERCENT_TYPE_OP_CODES <= '0';
   PS_E_CH_SELECT_TAPE_DATA <= '0';
   PS_I_RING_5_TIME <= '0';
   
   --  Tests for F CH signals not in the ILD
   
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'0',testName,"11");
   MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"11B");
   MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR <= '1';
   MS_COMP_DSBLE_E_CH <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"11C");
   MS_COMP_DSBLE_E_CH <= '1';
   MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"11D");
   MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH <= '1';
   MS_F_CH_TAPE_CALL <= '0';
   wait for 30 ns;
   check1(PS_COMP_DISABLE_CYCLE,'1',testName,"11E");
   MS_F_CH_TAPE_CALL <= '1';

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
