{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 20:10:30 2019 " "Info: Processing started: Thu Mar 28 20:10:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex1p8 -c ex1p8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex1p8 -c ex1p8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst12~latch " "Warning: Node \"inst12~latch\" is a latch" {  } { { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 0 864 928 80 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "mux:inst3\|inst4~2 " "Warning: Node \"mux:inst3\|inst4~2\"" {  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "mux:inst3\|inst4~1 " "Warning: Node \"mux:inst3\|inst4~1\"" {  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "mux:inst2\|inst4~2 " "Warning: Node \"mux:inst2\|inst4~2\"" {  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "mux:inst1\|inst4~2 " "Warning: Node \"mux:inst1\|inst4~2\"" {  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "mux:inst1\|inst4~1 " "Warning: Node \"mux:inst1\|inst4~1\"" {  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "mux:inst\|inst4~2 " "Warning: Node \"mux:inst\|inst4~2\"" {  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 448 -16 152 464 "CLK" "" } { 440 152 272 456 "CLK" "" } { 24 768 864 40 "CLK" "" } { 224 784 888 240 "CLK" "" } { 416 784 888 432 "CLK" "" } { 640 816 912 656 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst14~_emulated S0 CLK 6.451 ns register " "Info: tsu for register \"inst14~_emulated\" (data pin = \"S0\", clock pin = \"CLK\") is 6.451 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.161 ns + Longest pin register " "Info: + Longest pin to register delay is 9.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns S0 1 PIN PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; PIN Node = 'S0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 24 -16 152 40 "S0" "" } { 8 536 640 24 "S0" "" } { 208 496 640 224 "S0" "" } { 400 472 640 416 "S0" "" } { 624 472 640 640 "S0" "" } { 16 152 256 32 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.540 ns) + CELL(0.413 ns) 7.815 ns mux:inst2\|inst4~1 2 COMB LCCOMB_X46_Y2_N14 2 " "Info: 2: + IC(6.540 ns) + CELL(0.413 ns) = 7.815 ns; Loc. = LCCOMB_X46_Y2_N14; Fanout = 2; COMB Node = 'mux:inst2\|inst4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { S0 mux:inst2|inst4~1 } "NODE_NAME" } } { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.682 ns) 8.497 ns mux:inst2\|inst4~2 3 COMB LOOP LCCOMB_X46_Y2_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.682 ns) = 8.497 ns; Loc. = LCCOMB_X46_Y2_N16; Fanout = 2; COMB LOOP Node = 'mux:inst2\|inst4~2'" { { "Info" "ITDB_PART_OF_SCC" "mux:inst2\|inst4~2 LCCOMB_X46_Y2_N16 " "Info: Loc. = LCCOMB_X46_Y2_N16; Node \"mux:inst2\|inst4~2\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux:inst2|inst4~2 } "NODE_NAME" } } { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { mux:inst2|inst4~1 mux:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.150 ns) 9.077 ns inst14~data_lut 4 COMB LCCOMB_X47_Y2_N24 1 " "Info: 4: + IC(0.430 ns) + CELL(0.150 ns) = 9.077 ns; Loc. = LCCOMB_X47_Y2_N24; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux:inst2|inst4~2 inst14~data_lut } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 392 888 952 472 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.161 ns inst14~_emulated 5 REG LCFF_X47_Y2_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.161 ns; Loc. = LCFF_X47_Y2_N25; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 392 888 952 472 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 23.92 % ) " "Info: Total cell delay = 2.191 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.970 ns ( 76.08 % ) " "Info: Total interconnect delay = 6.970 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.161 ns" { S0 mux:inst2|inst4~1 mux:inst2|inst4~2 inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.161 ns" { S0 {} S0~combout {} mux:inst2|inst4~1 {} mux:inst2|inst4~2 {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 6.540ns 0.000ns 0.430ns 0.000ns } { 0.000ns 0.862ns 0.413ns 0.682ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 392 888 952 472 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 448 -16 152 464 "CLK" "" } { 440 152 272 456 "CLK" "" } { 24 768 864 40 "CLK" "" } { 224 784 888 240 "CLK" "" } { 416 784 888 432 "CLK" "" } { 640 816 912 656 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns CLK~clkctrl 2 COMB CLKCTRL_G7 4 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 448 -16 152 464 "CLK" "" } { 440 152 272 456 "CLK" "" } { 24 768 864 40 "CLK" "" } { 224 784 888 240 "CLK" "" } { 416 784 888 432 "CLK" "" } { 640 816 912 656 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.674 ns inst14~_emulated 3 REG LCFF_X47_Y2_N25 1 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X47_Y2_N25; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLK~clkctrl inst14~_emulated } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 392 888 952 472 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl inst14~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst14~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.161 ns" { S0 mux:inst2|inst4~1 mux:inst2|inst4~2 inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.161 ns" { S0 {} S0~combout {} mux:inst2|inst4~1 {} mux:inst2|inst4~2 {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 6.540ns 0.000ns 0.430ns 0.000ns } { 0.000ns 0.862ns 0.413ns 0.682ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl inst14~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst14~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q0 inst12~_emulated 8.128 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q0\" through register \"inst12~_emulated\" is 8.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.674 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 448 -16 152 464 "CLK" "" } { 440 152 272 456 "CLK" "" } { 24 768 864 40 "CLK" "" } { 224 784 888 240 "CLK" "" } { 416 784 888 432 "CLK" "" } { 640 816 912 656 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns CLK~clkctrl 2 COMB CLKCTRL_G7 4 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 448 -16 152 464 "CLK" "" } { 440 152 272 456 "CLK" "" } { 24 768 864 40 "CLK" "" } { 224 784 888 240 "CLK" "" } { 416 784 888 432 "CLK" "" } { 640 816 912 656 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.674 ns inst12~_emulated 3 REG LCFF_X46_Y2_N25 1 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X46_Y2_N25; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLK~clkctrl inst12~_emulated } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 0 864 928 80 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl inst12~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 0 864 928 80 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.204 ns + Longest register pin " "Info: + Longest register to pin delay is 5.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X46_Y2_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y2_N25; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 0 864 928 80 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.413 ns) 0.738 ns inst12~head_lut 2 COMB LCCOMB_X46_Y2_N18 1 " "Info: 2: + IC(0.325 ns) + CELL(0.413 ns) = 0.738 ns; Loc. = LCCOMB_X46_Y2_N18; Fanout = 1; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 0 864 928 80 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(2.808 ns) 5.204 ns Q0 3 PIN PIN_AE22 0 " "Info: 3: + IC(1.658 ns) + CELL(2.808 ns) = 5.204 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'Q0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { inst12~head_lut Q0 } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 16 968 1144 32 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.221 ns ( 61.89 % ) " "Info: Total cell delay = 3.221 ns ( 61.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.983 ns ( 38.11 % ) " "Info: Total interconnect delay = 1.983 ns ( 38.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { inst12~_emulated inst12~head_lut Q0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.204 ns" { inst12~_emulated {} inst12~head_lut {} Q0 {} } { 0.000ns 0.325ns 1.658ns } { 0.000ns 0.413ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl inst12~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { inst12~_emulated inst12~head_lut Q0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.204 ns" { inst12~_emulated {} inst12~head_lut {} Q0 {} } { 0.000ns 0.325ns 1.658ns } { 0.000ns 0.413ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR Q2 8.072 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"Q2\" is 8.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLR 1 PIN PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 384 -16 152 400 "CLR" "" } { 376 152 272 392 "CLR" "" } { 77 880 896 112 "CLR" "" } { 269 904 920 304 "CLR" "" } { 488 784 920 504 "CLR" "" } { 712 784 944 728 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.326 ns) + CELL(0.438 ns) 3.763 ns inst14~head_lut 2 COMB LCCOMB_X46_Y2_N0 1 " "Info: 2: + IC(2.326 ns) + CELL(0.438 ns) = 3.763 ns; Loc. = LCCOMB_X46_Y2_N0; Fanout = 1; COMB Node = 'inst14~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 392 888 952 472 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(2.788 ns) 8.072 ns Q2 3 PIN PIN_W19 0 " "Info: 3: + IC(1.521 ns) + CELL(2.788 ns) = 8.072 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'Q2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { inst14~head_lut Q2 } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 408 1000 1176 424 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.225 ns ( 52.34 % ) " "Info: Total cell delay = 4.225 ns ( 52.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.847 ns ( 47.66 % ) " "Info: Total interconnect delay = 3.847 ns ( 47.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.072 ns" { CLR inst14~head_lut Q2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.072 ns" { CLR {} CLR~combout {} inst14~head_lut {} Q2 {} } { 0.000ns 0.000ns 2.326ns 1.521ns } { 0.000ns 0.999ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst13~_emulated I1 CLK -0.601 ns register " "Info: th for register \"inst13~_emulated\" (data pin = \"I1\", clock pin = \"CLK\") is -0.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 448 -16 152 464 "CLK" "" } { 440 152 272 456 "CLK" "" } { 24 768 864 40 "CLK" "" } { 224 784 888 240 "CLK" "" } { 416 784 888 432 "CLK" "" } { 640 816 912 656 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns CLK~clkctrl 2 COMB CLKCTRL_G7 4 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 448 -16 152 464 "CLK" "" } { 440 152 272 456 "CLK" "" } { 24 768 864 40 "CLK" "" } { 224 784 888 240 "CLK" "" } { 416 784 888 432 "CLK" "" } { 640 816 912 656 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.674 ns inst13~_emulated 3 REG LCFF_X46_Y2_N13 1 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X46_Y2_N13; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLK~clkctrl inst13~_emulated } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 200 888 952 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl inst13~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst13~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 200 888 952 280 "inst13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.541 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns I1 1 PIN PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; PIN Node = 'I1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 128 -16 152 144 "I1" "" } { 120 152 256 136 "I1" "" } { 256 472 640 272 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.917 ns) 2.916 ns mux:inst1\|inst4~2 2 COMB LOOP LCCOMB_X46_Y2_N4 2 " "Info: 2: + IC(0.000 ns) + CELL(1.917 ns) = 2.916 ns; Loc. = LCCOMB_X46_Y2_N4; Fanout = 2; COMB LOOP Node = 'mux:inst1\|inst4~2'" { { "Info" "ITDB_PART_OF_SCC" "mux:inst1\|inst4~2 LCCOMB_X46_Y2_N4 " "Info: Loc. = LCCOMB_X46_Y2_N4; Node \"mux:inst1\|inst4~2\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux:inst1|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "mux:inst1\|inst4~1 LCCOMB_X46_Y2_N26 " "Info: Loc. = LCCOMB_X46_Y2_N26; Node \"mux:inst1\|inst4~1\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux:inst1|inst4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux:inst1|inst4~2 } "NODE_NAME" } } { "mux.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/mux.bdf" { { 160 824 888 240 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux:inst1|inst4~1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { I1 mux:inst1|inst4~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 3.457 ns inst13~data_lut 3 COMB LCCOMB_X46_Y2_N12 1 " "Info: 3: + IC(0.266 ns) + CELL(0.275 ns) = 3.457 ns; Loc. = LCCOMB_X46_Y2_N12; Fanout = 1; COMB Node = 'inst13~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { mux:inst1|inst4~2 inst13~data_lut } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 200 888 952 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.541 ns inst13~_emulated 4 REG LCFF_X46_Y2_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.541 ns; Loc. = LCFF_X46_Y2_N13; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "ex1p8.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p8/ex1p8.bdf" { { 200 888 952 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.275 ns ( 92.49 % ) " "Info: Total cell delay = 3.275 ns ( 92.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.266 ns ( 7.51 % ) " "Info: Total interconnect delay = 0.266 ns ( 7.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { I1 mux:inst1|inst4~2 inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.541 ns" { I1 {} I1~combout {} mux:inst1|inst4~2 {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 0.000ns 0.266ns 0.000ns } { 0.000ns 0.999ns 1.917ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl inst13~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst13~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { I1 mux:inst1|inst4~2 inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.541 ns" { I1 {} I1~combout {} mux:inst1|inst4~2 {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 0.000ns 0.266ns 0.000ns } { 0.000ns 0.999ns 1.917ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 20:10:30 2019 " "Info: Processing ended: Thu Mar 28 20:10:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
