Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 54142db6a4f44db487c86180e8c61f2d --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_dsp48_macro_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L axi_utils_v2_0 -L cordic_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot atan_phase_detector_x5_tb_behav xil_defaultlib.atan_phase_detector_x5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.datalib
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0_viv_comp
Compiling package xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_viv_comp
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_unsigned
Compiling package cordic_v6_0.cordic_v6_0_viv_comp
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0.global_util_pkg
Compiling package axi_utils_v2_0.axi_utils_comps
Compiling package cordic_v6_0.cordic_pack
Compiling package cordic_v6_0.cordic_hdl_comps
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,0,0,0,0,0,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,0,1,"NO_RESET","DIR...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(1,1,0...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,0,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,0,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,0,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,0,0,0,0,0,...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(0,0,"kin...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0_viv [\xbip_dsp48_macro_v3_0_viv(0,0,"...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0 [\xbip_dsp48_macro_v3_0(0,0,"kint...]
Compiling architecture dsp_ref_arch of entity xil_defaultlib.DSP_ref [dsp_ref_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(32,16,0,0,0,35,16)\]
Compiling architecture xilinx of entity mult_gen_v12_0.luts [\luts("kintex7",32,0,16,0,0,0,4,...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0_viv [\mult_gen_v12_0_viv(0,0,1,"kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0 [\mult_gen_v12_0(0,0,1,"kintex7",...]
Compiling architecture mult_32_16_arch of entity xil_defaultlib.mult_32_16 [mult_32_16_default]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,0,0,0,0,0,...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(0,0,"kin...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0_viv [\xbip_dsp48_macro_v3_0_viv(0,0,"...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0.xbip_dsp48_macro_v3_0 [\xbip_dsp48_macro_v3_0(0,0,"kint...]
Compiling architecture dsp_coeff_arch of entity xil_defaultlib.DSP_Coeff [dsp_coeff_default]
Compiling architecture behavioral of entity xil_defaultlib.avg_filter_x5 [avg_filter_x5_default]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(22,1,0,0,0,0...]
Compiling architecture structural of entity c_reg_fd_v12_0.c_reg_fd_v12_0_viv [\c_reg_fd_v12_0_viv(24,"","",0,0...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(24,1...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("k...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("kintex7"...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"kintex7",...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("kintex7",1,0,0,1,0,0,22...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(24,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("k...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("kintex7"...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"kintex7",...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("kintex7",0,0,0,1,0,0,22...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"kintex7",0,0,1,21,0,21...]
Compiling architecture structural of entity c_reg_fd_v12_0.c_reg_fd_v12_0_viv [\c_reg_fd_v12_0_viv(23,"","",0,0...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(23,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("k...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("kintex7"...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"kintex7",...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("kintex7",2,0,0,1,0,0,21...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"kintex7",0,0,1,1,0,1,0...]
Compiling architecture struct_all of entity cordic_v6_0.delay_bit [\delay_bit(2,"kintex7",0,0,1)(1,...]
Compiling architecture synth of entity cordic_v6_0.cordic_inp_config [\cordic_inp_config("kintex7",2,1...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par("kinte...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"kintex7",0,0,1,2,0,2,0...]
Compiling architecture struct_all of entity cordic_v6_0.delay_bit [\delay_bit(1,"kintex7",0,0,1)(1,...]
Compiling architecture synth of entity cordic_v6_0.cordic_ctrl_slice_par [\cordic_ctrl_slice_par("kintex7"...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par("kinte...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng_slice_par [\cordic_eng_slice_par("kintex7",...]
Compiling architecture synth of entity cordic_v6_0.cordic_eng [\cordic_eng("kintex7",2,1,3,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(2,"kintex7",0,0,1,21,0,21...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"kintex7",0,0,1,17,0,17...]
Compiling architecture synth of entity cordic_v6_0.cordic_round [\cordic_round("kintex7",1,0,0,22...]
Compiling architecture struct_all of entity cordic_v6_0.delay_bit [\delay_bit(0,"kintex7",0,0,1)(1,...]
Compiling architecture synth of entity cordic_v6_0.cordic_out_config [\cordic_out_config("kintex7",2,1...]
Compiling architecture synth of entity cordic_v6_0.cordic_v6_0_synth [\cordic_v6_0_synth(2,1,1,0,"kint...]
Compiling architecture synth of entity cordic_v6_0.cordic_v6_0_viv [\cordic_v6_0_viv(2,1,1,0,"kintex...]
Compiling architecture xilinx of entity cordic_v6_0.cordic_v6_0 [\cordic_v6_0(2,1,1,0,"kintex7",0...]
Compiling architecture cordic_translate_arch of entity xil_defaultlib.cordic_translate [cordic_translate_default]
Compiling architecture behavioral of entity xil_defaultlib.atan_phase_detector_x5 [atan_phase_detector_x5_default]
Compiling module xil_defaultlib.prngen
Compiling module xil_defaultlib.bitreverse
Compiling module xil_defaultlib.phaseGen_default
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FD
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_01=256'b0100000001...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011111111...
Compiling module unisims_ver.FDE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE(INIT=1'b1)
Compiling module unisims_ver.FDS
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.INV
Compiling module xil_defaultlib.loLookup
Compiling module xil_defaultlib.loChan
Compiling module xil_defaultlib.lo(delay=4)
Compiling architecture behavioral of entity xil_defaultlib.atan_phase_detector_x5_tb
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot atan_phase_detector_x5_tb_behav
