/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az208-228
+ date
Mon Sep 20 20:10:31 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1632168631
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 20 2021 (19:40:13)
Run date:          Sep 20 2021 (20:10:32+0000)
Run host:          fv-az208-228.e0tah0prcmautdldtlfxyeofwf.cx.internal.cloudapp.net (pid=112450)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az208-228
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=eb1bbd63-a8b1-4743-868e-1409241db50a, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1041-azure, OSVersion="#44~20.04.1-Ubuntu SMP Fri Aug 20 20:41:09 UTC 2021", HostName=fv-az208-228, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00309662 sec
      iterations=10000000... time=0.0305685 sec
      iterations=100000000... time=0.304121 sec
      iterations=400000000... time=1.2046 sec
      iterations=400000000... time=0.894929 sec
      result: 2.58336 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00325213 sec
      iterations=10000000... time=0.0320069 sec
      iterations=100000000... time=0.313769 sec
      iterations=400000000... time=1.33604 sec
      result: 9.58055 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00198611 sec
      iterations=10000000... time=0.0204865 sec
      iterations=100000000... time=0.192679 sec
      iterations=600000000... time=1.19321 sec
      result: 8.04551 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000154602 sec
      iterations=10000... time=0.00147701 sec
      iterations=100000... time=0.0147612 sec
      iterations=1000000... time=0.15347 sec
      iterations=7000000... time=1.07678 sec
      result: 1.53826 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000498104 sec
      iterations=10000... time=0.00484714 sec
      iterations=100000... time=0.0512812 sec
      iterations=1000000... time=0.508766 sec
      iterations=2000000... time=1.02295 sec
      result: 5.11474 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=2.9201e-05 sec
      iterations=1000... time=0.000295702 sec
      iterations=10000... time=0.00316752 sec
      iterations=100000... time=0.0298288 sec
      iterations=1000000... time=0.286927 sec
      iterations=4000000... time=1.14663 sec
      result: 85.7329 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.9e-06 sec
      iterations=10... time=8.7801e-05 sec
      iterations=100... time=0.000528004 sec
      iterations=1000... time=0.00509324 sec
      iterations=10000... time=0.0525523 sec
      iterations=100000... time=0.509522 sec
      iterations=200000... time=1.35871 sec
      result: 28.9403 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.901e-06 sec
      iterations=10000... time=4.1e-05 sec
      iterations=100000... time=0.000277202 sec
      iterations=1000000... time=0.00297382 sec
      iterations=10000000... time=0.0289731 sec
      iterations=100000000... time=0.402947 sec
      iterations=300000000... time=1.24319 sec
      result: 0.517997 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.0601e-05 sec
      iterations=10000... time=0.000189901 sec
      iterations=100000... time=0.00173441 sec
      iterations=1000000... time=0.0181375 sec
      iterations=10000000... time=0.228269 sec
      iterations=50000000... time=1.10977 sec
      result: 2.77442 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=5.7e-06 sec
      iterations=100... time=5.6701e-05 sec
      iterations=1000... time=0.000552104 sec
      iterations=10000... time=0.0121461 sec
      iterations=100000... time=0.0565949 sec
      iterations=1000000... time=0.737993 sec
      iterations=2000000... time=1.76489 sec
      result: 27.85 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.501e-06 sec
      iterations=10... time=9.0501e-05 sec
      iterations=100... time=0.000829307 sec
      iterations=1000... time=0.00829086 sec
      iterations=10000... time=0.0896385 sec
      iterations=100000... time=1.11379 sec
      result: 17.6521 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.6201e-05 sec
      iterations=10... time=0.000194702 sec
      iterations=100... time=0.00221382 sec
      iterations=1000... time=0.0366727 sec
      iterations=10000... time=0.29069 sec
      iterations=40000... time=1.19848 sec
      result: 0.0576731 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.97e-05 sec
      iterations=10... time=0.000339302 sec
      iterations=100... time=0.00372513 sec
      iterations=1000... time=0.0351747 sec
      iterations=10000... time=0.436491 sec
      iterations=30000... time=1.40817 sec
      result: 0.259209 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00379553 sec
      iterations=10... time=0.0406417 sec
      iterations=100... time=0.438852 sec
      iterations=300... time=1.68145 sec
      result: 0.264333 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0069931 sec
      iterations=10000000... time=0.043113 sec
      iterations=100000000... time=0.384959 sec
      iterations=300000000... time=1.21375 sec
      iterations=300000000... time=0.896251 sec
      result: 1.88976 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00304457 sec
      iterations=10000000... time=0.0481327 sec
      iterations=100000000... time=0.42847 sec
      iterations=300000000... time=1.28347 sec
      result: 7.47971 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00177541 sec
      iterations=10000000... time=0.0252984 sec
      iterations=100000000... time=0.269323 sec
      iterations=400000000... time=1.02142 sec
      result: 6.26577 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149501 sec
      iterations=10000... time=0.00149611 sec
      iterations=100000... time=0.0190523 sec
      iterations=1000000... time=0.212797 sec
      iterations=5000000... time=0.96015 sec
      iterations=10000000... time=2.00685 sec
      result: 2.00685 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000534354 sec
      iterations=10000... time=0.00497064 sec
      iterations=100000... time=0.0718864 sec
      iterations=1000000... time=0.694855 sec
      iterations=2000000... time=1.34609 sec
      result: 6.73045 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=2.8e-05 sec
      iterations=1000... time=0.000313302 sec
      iterations=10000... time=0.00297487 sec
      iterations=100000... time=0.0428348 sec
      iterations=1000000... time=0.371467 sec
      iterations=3000000... time=1.20599 sec
      result: 61.1351 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.45e-06 sec
      iterations=10... time=4.625e-05 sec
      iterations=100... time=0.000446754 sec
      iterations=1000... time=0.00935827 sec
      iterations=10000... time=0.0580935 sec
      iterations=100000... time=0.682826 sec
      iterations=200000... time=1.32264 sec
      result: 29.7297 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.85e-06 sec
      iterations=10000... time=2.8451e-05 sec
      iterations=100000... time=0.000319703 sec
      iterations=1000000... time=0.00304332 sec
      iterations=10000000... time=0.0484652 sec
      iterations=100000000... time=0.38297 sec
      iterations=300000000... time=1.15996 sec
      result: 0.483318 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.98e-05 sec
      iterations=10000... time=0.000169201 sec
      iterations=100000... time=0.00179881 sec
      iterations=1000000... time=0.029038 sec
      iterations=10000000... time=0.276995 sec
      iterations=40000000... time=0.930886 sec
      iterations=80000000... time=1.89199 sec
      result: 2.95623 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.05e-06 sec
      iterations=10... time=4.85e-06 sec
      iterations=100... time=5.57e-05 sec
      iterations=1000... time=0.000491003 sec
      iterations=10000... time=0.00448213 sec
      iterations=100000... time=0.0583486 sec
      iterations=1000000... time=0.614464 sec
      iterations=2000000... time=1.23729 sec
      result: 39.7255 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.851e-06 sec
      iterations=10... time=8.0451e-05 sec
      iterations=100... time=0.00104451 sec
      iterations=1000... time=0.0133381 sec
      iterations=10000... time=0.107993 sec
      iterations=100000... time=1.10643 sec
      result: 17.7696 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=7.65e-06 sec
      iterations=10... time=7.4151e-05 sec
      iterations=100... time=0.000780806 sec
      iterations=1000... time=0.00780276 sec
      iterations=10000... time=0.103832 sec
      iterations=100000... time=1.01576 sec
      result: 0.071769 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.135e-05 sec
      iterations=10... time=0.000455953 sec
      iterations=100... time=0.00437728 sec
      iterations=1000... time=0.064084 sec
      iterations=10000... time=0.567326 sec
      iterations=20000... time=1.1728 sec
      result: 0.0994544 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1200 nsec
    MPI bandwidth: 3.75056 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Sep 20 20:11:24 UTC 2021
+ echo Done.
Done.
  Elapsed time: 52.7 s
