<stg><name>nussinov</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seq, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %seq

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %table_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %table_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:7 %store_ln9 = store i7 59, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:8 %store_ln9 = store i6 60, i6 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln9 = br void %VITIS_LOOP_11_2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_11_2:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_11_2:1 %trunc_ln9 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_11_2:2 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_11_2:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_11_2:4 %br_ln9 = br i1 %tmp_4, void %VITIS_LOOP_11_2.split, void %for.end194

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_11_2.split:1 %zext_ln9 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_11_2.split:14 %seq_addr = getelementptr i8 %seq, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="seq_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_11_2.split:15 %seq_load = load i6 %seq_addr

]]></Node>
<StgValue><ssdm name="seq_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
for.end194:0 %ret_ln49 = ret

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_11_2.split:0 %indvars_iv_load_1 = load i6 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_11_2.split:2 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln9, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
VITIS_LOOP_11_2.split:3 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="9">
<![CDATA[
VITIS_LOOP_11_2.split:4 %zext_ln16 = zext i9 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_11_2.split:5 %sub_ln16 = sub i12 %tmp, i12 %zext_ln16

]]></Node>
<StgValue><ssdm name="sub_ln16"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="6">
<![CDATA[
VITIS_LOOP_11_2.split:6 %zext_ln9_1 = zext i6 %indvars_iv_load_1

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_11_2.split:7 %zext_ln9_2 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_11_2.split:8 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_11_2.split:9 %add_ln11 = add i6 %trunc_ln9, i6 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_11_2.split:10 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln11, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
VITIS_LOOP_11_2.split:11 %tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln11, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_11_2.split:12 %zext_ln20 = zext i8 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_11_2.split:13 %sub_ln20 = sub i12 %tmp_2, i12 %zext_ln20

]]></Node>
<StgValue><ssdm name="sub_ln20"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_11_2.split:15 %seq_load = load i6 %seq_addr

]]></Node>
<StgValue><ssdm name="seq_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_11_2.split:16 %sext_ln11 = sext i8 %seq_load

]]></Node>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_11_2.split:17 %br_ln11 = br void %if.then61

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
if.then61:0 %j = phi i12 %zext_ln9_1, void %VITIS_LOOP_11_2.split, i12 %add_ln11_1, void %if.then61.split_ifconv

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then61:1 %icmp_ln11 = icmp_eq  i12 %j, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then61:2 %br_ln11 = br i1 %icmp_ln11, void %if.then61.split_ifconv, void %for.inc193.loopexit

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:1 %zext_ln11 = zext i12 %j

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then61.split_ifconv:2 %add_ln16 = add i12 %sub_ln16, i12 %j

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:3 %zext_ln16_1 = zext i12 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then61.split_ifconv:4 %table_r_addr = getelementptr i32 %table_r, i64 0, i64 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="table_r_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then61.split_ifconv:10 %add_ln14 = add i12 %j, i12 4095

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then61.split_ifconv:11 %add_ln16_1 = add i12 %sub_ln16, i12 %add_ln14

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:12 %zext_ln16_2 = zext i12 %add_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then61.split_ifconv:13 %table_r_addr_1 = getelementptr i32 %table_r, i64 0, i64 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="table_r_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:17 %table_r_load = load i12 %table_r_addr

]]></Node>
<StgValue><ssdm name="table_r_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:18 %table_r_load_1 = load i12 %table_r_addr_1

]]></Node>
<StgValue><ssdm name="table_r_load_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then61.split_ifconv:26 %icmp_ln25 = icmp_ult  i12 %zext_ln9_2, i12 %add_ln14

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then61.split_ifconv:28 %seq_addr_1 = getelementptr i8 %seq, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="seq_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="6">
<![CDATA[
if.then61.split_ifconv:29 %seq_load_1 = load i6 %seq_addr_1

]]></Node>
<StgValue><ssdm name="seq_load_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then61.split_ifconv:43 %add_ln11_1 = add i12 %j, i12 1

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc193.loopexit:0 %indvars_iv_load = load i6 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc193.loopexit:1 %add_ln9 = add i7 %i_1, i7 127

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc193.loopexit:2 %add_ln9_1 = add i6 %indvars_iv_load, i6 63

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193.loopexit:3 %store_ln9 = store i7 %add_ln9, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc193.loopexit:4 %store_ln9 = store i6 %add_ln9_1, i6 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
for.inc193.loopexit:5 %br_ln9 = br void %VITIS_LOOP_11_2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then61.split_ifconv:5 %add_ln20 = add i12 %sub_ln20, i12 %j

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:6 %zext_ln20_1 = zext i12 %add_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then61.split_ifconv:7 %table_r_addr_2 = getelementptr i32 %table_r, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="table_r_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then61.split_ifconv:14 %add_ln28_1 = add i12 %sub_ln20, i12 %add_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:15 %zext_ln28 = zext i12 %add_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then61.split_ifconv:16 %table_r_addr_3 = getelementptr i32 %table_r, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_r_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:17 %table_r_load = load i12 %table_r_addr

]]></Node>
<StgValue><ssdm name="table_r_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:18 %table_r_load_1 = load i12 %table_r_addr_1

]]></Node>
<StgValue><ssdm name="table_r_load_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then61.split_ifconv:19 %icmp_ln16 = icmp_slt  i32 %table_r_load, i32 %table_r_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.split_ifconv:20 %xor_ln16 = xor i1 %icmp_ln16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then61.split_ifconv:21 %select_ln16 = select i1 %xor_ln16, i32 %table_r_load, i32 %table_r_load_1

]]></Node>
<StgValue><ssdm name="select_ln16"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:22 %table_r_load_2 = load i12 %table_r_addr_2

]]></Node>
<StgValue><ssdm name="table_r_load_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:27 %table_r_load_3 = load i12 %table_r_addr_3

]]></Node>
<StgValue><ssdm name="table_r_load_3"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="6">
<![CDATA[
if.then61.split_ifconv:29 %seq_load_1 = load i6 %seq_addr_1

]]></Node>
<StgValue><ssdm name="seq_load_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8">
<![CDATA[
if.then61.split_ifconv:30 %sext_ln29 = sext i8 %seq_load_1

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then61.split_ifconv:31 %add_ln29 = add i9 %sext_ln29, i9 %sext_ln11

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then61.split_ifconv:32 %icmp_ln29 = icmp_eq  i9 %add_ln29, i9 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:22 %table_r_load_2 = load i12 %table_r_addr_2

]]></Node>
<StgValue><ssdm name="table_r_load_2"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then61.split_ifconv:23 %icmp_ln20 = icmp_slt  i32 %select_ln16, i32 %table_r_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.split_ifconv:24 %xor_ln20 = xor i1 %icmp_ln20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then61.split_ifconv:25 %select_ln20 = select i1 %xor_ln20, i32 %select_ln16, i32 %table_r_load_2

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="12">
<![CDATA[
if.then61.split_ifconv:27 %table_r_load_3 = load i12 %table_r_addr_3

]]></Node>
<StgValue><ssdm name="table_r_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
if.then61.split_ifconv:0 %indvars_iv_load_2 = load i6 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1">
<![CDATA[
if.then61.split_ifconv:33 %zext_ln29 = zext i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then61.split_ifconv:34 %add_ln28 = add i32 %table_r_load_3, i32 %zext_ln29

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then61.split_ifconv:35 %icmp_ln27 = icmp_slt  i32 %select_ln20, i32 %add_ln28

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.split_ifconv:36 %xor_ln27 = xor i1 %icmp_ln27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then61.split_ifconv:37 %select_ln27 = select i1 %xor_ln27, i32 %select_ln20, i32 %add_ln28

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then61.split_ifconv:38 %icmp_ln35 = icmp_slt  i32 %select_ln20, i32 %table_r_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.split_ifconv:39 %xor_ln35 = xor i1 %icmp_ln35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then61.split_ifconv:40 %select_ln35 = select i1 %xor_ln35, i32 %select_ln20, i32 %table_r_load_3

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then61.split_ifconv:41 %select_ln25 = select i1 %icmp_ln25, i32 %select_ln27, i32 %select_ln35

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="32" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then61.split_ifconv:42 %call_ln25 = call void @nussinov_Pipeline_VITIS_LOOP_40_3, i32 %select_ln25, i6 %indvars_iv_load_2, i32 %table_r, i12 %add_ln16, i12 %sub_ln16, i12 %j

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
if.then61.split_ifconv:8 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 60, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
if.then61.split_ifconv:9 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="32" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then61.split_ifconv:42 %call_ln25 = call void @nussinov_Pipeline_VITIS_LOOP_40_3, i32 %select_ln25, i6 %indvars_iv_load_2, i32 %table_r, i12 %add_ln16, i12 %sub_ln16, i12 %j

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
if.then61.split_ifconv:44 %br_ln11 = br void %if.then61

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="115" name="seq" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="seq"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="table_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="table_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="118" from="StgValue_117" to="indvars_iv" fromId="117" toId="9">
</dataflow>
<dataflow id="119" from="StgValue_117" to="i" fromId="117" toId="10">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="120" toId="11">
</dataflow>
<dataflow id="123" from="empty_1" to="spectopmodule_ln3" fromId="122" toId="11">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="124" toId="12">
</dataflow>
<dataflow id="126" from="seq" to="specinterface_ln0" fromId="115" toId="12">
</dataflow>
<dataflow id="128" from="empty" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="131" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="12">
</dataflow>
<dataflow id="136" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="140" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="141" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="142" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="143" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="146" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="12">
</dataflow>
<dataflow id="147" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="148" toId="13">
</dataflow>
<dataflow id="150" from="seq" to="specbitsmap_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="124" toId="14">
</dataflow>
<dataflow id="152" from="table_r" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="153" from="empty" to="specinterface_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="154" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="155" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="157" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="14">
</dataflow>
<dataflow id="158" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="162" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="163" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="164" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="165" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="168" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="14">
</dataflow>
<dataflow id="169" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="171" from="table_r" to="specbitsmap_ln0" fromId="116" toId="15">
</dataflow>
<dataflow id="173" from="StgValue_172" to="store_ln9" fromId="172" toId="16">
</dataflow>
<dataflow id="174" from="i" to="store_ln9" fromId="10" toId="16">
</dataflow>
<dataflow id="176" from="StgValue_175" to="store_ln9" fromId="175" toId="17">
</dataflow>
<dataflow id="177" from="indvars_iv" to="store_ln9" fromId="9" toId="17">
</dataflow>
<dataflow id="178" from="i" to="i_1" fromId="10" toId="19">
</dataflow>
<dataflow id="179" from="i_1" to="trunc_ln9" fromId="19" toId="20">
</dataflow>
<dataflow id="181" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_4" fromId="180" toId="21">
</dataflow>
<dataflow id="182" from="i_1" to="tmp_4" fromId="19" toId="21">
</dataflow>
<dataflow id="184" from="StgValue_183" to="tmp_4" fromId="183" toId="21">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="185" toId="22">
</dataflow>
<dataflow id="188" from="StgValue_187" to="speclooptripcount_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="189" from="StgValue_187" to="speclooptripcount_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="190" from="StgValue_187" to="speclooptripcount_ln0" fromId="187" toId="22">
</dataflow>
<dataflow id="191" from="tmp_4" to="br_ln9" fromId="21" toId="23">
</dataflow>
<dataflow id="192" from="i_1" to="zext_ln9" fromId="19" toId="24">
</dataflow>
<dataflow id="193" from="seq" to="seq_addr" fromId="115" toId="25">
</dataflow>
<dataflow id="195" from="StgValue_194" to="seq_addr" fromId="194" toId="25">
</dataflow>
<dataflow id="196" from="zext_ln9" to="seq_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="197" from="seq_addr" to="seq_load" fromId="25" toId="26">
</dataflow>
<dataflow id="198" from="indvars_iv" to="indvars_iv_load_1" fromId="9" toId="28">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp" fromId="199" toId="29">
</dataflow>
<dataflow id="201" from="trunc_ln9" to="tmp" fromId="20" toId="29">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="29">
</dataflow>
<dataflow id="205" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="tmp_1" fromId="204" toId="30">
</dataflow>
<dataflow id="206" from="i_1" to="tmp_1" fromId="19" toId="30">
</dataflow>
<dataflow id="208" from="StgValue_207" to="tmp_1" fromId="207" toId="30">
</dataflow>
<dataflow id="209" from="tmp_1" to="zext_ln16" fromId="30" toId="31">
</dataflow>
<dataflow id="210" from="tmp" to="sub_ln16" fromId="29" toId="32">
</dataflow>
<dataflow id="211" from="zext_ln16" to="sub_ln16" fromId="31" toId="32">
</dataflow>
<dataflow id="212" from="indvars_iv_load_1" to="zext_ln9_1" fromId="28" toId="33">
</dataflow>
<dataflow id="213" from="i_1" to="zext_ln9_2" fromId="19" toId="34">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="214" toId="35">
</dataflow>
<dataflow id="217" from="empty_4" to="specloopname_ln7" fromId="216" toId="35">
</dataflow>
<dataflow id="218" from="trunc_ln9" to="add_ln11" fromId="20" toId="36">
</dataflow>
<dataflow id="220" from="StgValue_219" to="add_ln11" fromId="219" toId="36">
</dataflow>
<dataflow id="221" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_2" fromId="199" toId="37">
</dataflow>
<dataflow id="222" from="add_ln11" to="tmp_2" fromId="36" toId="37">
</dataflow>
<dataflow id="223" from="StgValue_202" to="tmp_2" fromId="202" toId="37">
</dataflow>
<dataflow id="225" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="tmp_3" fromId="224" toId="38">
</dataflow>
<dataflow id="226" from="add_ln11" to="tmp_3" fromId="36" toId="38">
</dataflow>
<dataflow id="227" from="StgValue_207" to="tmp_3" fromId="207" toId="38">
</dataflow>
<dataflow id="228" from="tmp_3" to="zext_ln20" fromId="38" toId="39">
</dataflow>
<dataflow id="229" from="tmp_2" to="sub_ln20" fromId="37" toId="40">
</dataflow>
<dataflow id="230" from="zext_ln20" to="sub_ln20" fromId="39" toId="40">
</dataflow>
<dataflow id="231" from="seq_addr" to="seq_load" fromId="25" toId="41">
</dataflow>
<dataflow id="232" from="seq_load" to="sext_ln11" fromId="41" toId="42">
</dataflow>
<dataflow id="233" from="zext_ln9_1" to="j" fromId="33" toId="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="234" from="br_ln11" to="j" fromId="43" toId="44">
</dataflow>
<dataflow id="235" from="add_ln11_1" to="j" fromId="60" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="br_ln11" to="j" fromId="103" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="237" from="j" to="icmp_ln11" fromId="44" toId="45">
</dataflow>
<dataflow id="239" from="StgValue_238" to="icmp_ln11" fromId="238" toId="45">
</dataflow>
<dataflow id="240" from="icmp_ln11" to="br_ln11" fromId="45" toId="46">
</dataflow>
<dataflow id="241" from="j" to="zext_ln11" fromId="44" toId="47">
</dataflow>
<dataflow id="242" from="sub_ln16" to="add_ln16" fromId="32" toId="48">
</dataflow>
<dataflow id="243" from="j" to="add_ln16" fromId="44" toId="48">
</dataflow>
<dataflow id="244" from="add_ln16" to="zext_ln16_1" fromId="48" toId="49">
</dataflow>
<dataflow id="245" from="table_r" to="table_r_addr" fromId="116" toId="50">
</dataflow>
<dataflow id="246" from="StgValue_194" to="table_r_addr" fromId="194" toId="50">
</dataflow>
<dataflow id="247" from="zext_ln16_1" to="table_r_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="248" from="j" to="add_ln14" fromId="44" toId="51">
</dataflow>
<dataflow id="250" from="StgValue_249" to="add_ln14" fromId="249" toId="51">
</dataflow>
<dataflow id="251" from="sub_ln16" to="add_ln16_1" fromId="32" toId="52">
</dataflow>
<dataflow id="252" from="add_ln14" to="add_ln16_1" fromId="51" toId="52">
</dataflow>
<dataflow id="253" from="add_ln16_1" to="zext_ln16_2" fromId="52" toId="53">
</dataflow>
<dataflow id="254" from="table_r" to="table_r_addr_1" fromId="116" toId="54">
</dataflow>
<dataflow id="255" from="StgValue_194" to="table_r_addr_1" fromId="194" toId="54">
</dataflow>
<dataflow id="256" from="zext_ln16_2" to="table_r_addr_1" fromId="53" toId="54">
</dataflow>
<dataflow id="257" from="table_r_addr" to="table_r_load" fromId="50" toId="55">
</dataflow>
<dataflow id="258" from="table_r_addr_1" to="table_r_load_1" fromId="54" toId="56">
</dataflow>
<dataflow id="259" from="zext_ln9_2" to="icmp_ln25" fromId="34" toId="57">
</dataflow>
<dataflow id="260" from="add_ln14" to="icmp_ln25" fromId="51" toId="57">
</dataflow>
<dataflow id="261" from="seq" to="seq_addr_1" fromId="115" toId="58">
</dataflow>
<dataflow id="262" from="StgValue_194" to="seq_addr_1" fromId="194" toId="58">
</dataflow>
<dataflow id="263" from="zext_ln11" to="seq_addr_1" fromId="47" toId="58">
</dataflow>
<dataflow id="264" from="seq_addr_1" to="seq_load_1" fromId="58" toId="59">
</dataflow>
<dataflow id="265" from="j" to="add_ln11_1" fromId="44" toId="60">
</dataflow>
<dataflow id="267" from="StgValue_266" to="add_ln11_1" fromId="266" toId="60">
</dataflow>
<dataflow id="268" from="indvars_iv" to="indvars_iv_load" fromId="9" toId="61">
</dataflow>
<dataflow id="269" from="i_1" to="add_ln9" fromId="19" toId="62">
</dataflow>
<dataflow id="271" from="StgValue_270" to="add_ln9" fromId="270" toId="62">
</dataflow>
<dataflow id="272" from="indvars_iv_load" to="add_ln9_1" fromId="61" toId="63">
</dataflow>
<dataflow id="274" from="StgValue_273" to="add_ln9_1" fromId="273" toId="63">
</dataflow>
<dataflow id="275" from="add_ln9" to="store_ln9" fromId="62" toId="64">
</dataflow>
<dataflow id="276" from="i" to="store_ln9" fromId="10" toId="64">
</dataflow>
<dataflow id="277" from="add_ln9_1" to="store_ln9" fromId="63" toId="65">
</dataflow>
<dataflow id="278" from="indvars_iv" to="store_ln9" fromId="9" toId="65">
</dataflow>
<dataflow id="279" from="sub_ln20" to="add_ln20" fromId="40" toId="67">
</dataflow>
<dataflow id="280" from="j" to="add_ln20" fromId="44" toId="67">
</dataflow>
<dataflow id="281" from="add_ln20" to="zext_ln20_1" fromId="67" toId="68">
</dataflow>
<dataflow id="282" from="table_r" to="table_r_addr_2" fromId="116" toId="69">
</dataflow>
<dataflow id="283" from="StgValue_194" to="table_r_addr_2" fromId="194" toId="69">
</dataflow>
<dataflow id="284" from="zext_ln20_1" to="table_r_addr_2" fromId="68" toId="69">
</dataflow>
<dataflow id="285" from="sub_ln20" to="add_ln28_1" fromId="40" toId="70">
</dataflow>
<dataflow id="286" from="add_ln14" to="add_ln28_1" fromId="51" toId="70">
</dataflow>
<dataflow id="287" from="add_ln28_1" to="zext_ln28" fromId="70" toId="71">
</dataflow>
<dataflow id="288" from="table_r" to="table_r_addr_3" fromId="116" toId="72">
</dataflow>
<dataflow id="289" from="StgValue_194" to="table_r_addr_3" fromId="194" toId="72">
</dataflow>
<dataflow id="290" from="zext_ln28" to="table_r_addr_3" fromId="71" toId="72">
</dataflow>
<dataflow id="291" from="table_r_addr" to="table_r_load" fromId="50" toId="73">
</dataflow>
<dataflow id="292" from="table_r_addr_1" to="table_r_load_1" fromId="54" toId="74">
</dataflow>
<dataflow id="293" from="table_r_load" to="icmp_ln16" fromId="73" toId="75">
</dataflow>
<dataflow id="294" from="table_r_load_1" to="icmp_ln16" fromId="74" toId="75">
</dataflow>
<dataflow id="295" from="icmp_ln16" to="xor_ln16" fromId="75" toId="76">
</dataflow>
<dataflow id="297" from="StgValue_296" to="xor_ln16" fromId="296" toId="76">
</dataflow>
<dataflow id="298" from="xor_ln16" to="select_ln16" fromId="76" toId="77">
</dataflow>
<dataflow id="299" from="table_r_load" to="select_ln16" fromId="73" toId="77">
</dataflow>
<dataflow id="300" from="table_r_load_1" to="select_ln16" fromId="74" toId="77">
</dataflow>
<dataflow id="301" from="table_r_addr_2" to="table_r_load_2" fromId="69" toId="78">
</dataflow>
<dataflow id="302" from="table_r_addr_3" to="table_r_load_3" fromId="72" toId="79">
</dataflow>
<dataflow id="303" from="seq_addr_1" to="seq_load_1" fromId="58" toId="80">
</dataflow>
<dataflow id="304" from="seq_load_1" to="sext_ln29" fromId="80" toId="81">
</dataflow>
<dataflow id="305" from="sext_ln29" to="add_ln29" fromId="81" toId="82">
</dataflow>
<dataflow id="306" from="sext_ln11" to="add_ln29" fromId="42" toId="82">
</dataflow>
<dataflow id="307" from="add_ln29" to="icmp_ln29" fromId="82" toId="83">
</dataflow>
<dataflow id="309" from="StgValue_308" to="icmp_ln29" fromId="308" toId="83">
</dataflow>
<dataflow id="310" from="table_r_addr_2" to="table_r_load_2" fromId="69" toId="84">
</dataflow>
<dataflow id="311" from="select_ln16" to="icmp_ln20" fromId="77" toId="85">
</dataflow>
<dataflow id="312" from="table_r_load_2" to="icmp_ln20" fromId="84" toId="85">
</dataflow>
<dataflow id="313" from="icmp_ln20" to="xor_ln20" fromId="85" toId="86">
</dataflow>
<dataflow id="314" from="StgValue_296" to="xor_ln20" fromId="296" toId="86">
</dataflow>
<dataflow id="315" from="xor_ln20" to="select_ln20" fromId="86" toId="87">
</dataflow>
<dataflow id="316" from="select_ln16" to="select_ln20" fromId="77" toId="87">
</dataflow>
<dataflow id="317" from="table_r_load_2" to="select_ln20" fromId="84" toId="87">
</dataflow>
<dataflow id="318" from="table_r_addr_3" to="table_r_load_3" fromId="72" toId="88">
</dataflow>
<dataflow id="319" from="indvars_iv" to="indvars_iv_load_2" fromId="9" toId="89">
</dataflow>
<dataflow id="320" from="icmp_ln29" to="zext_ln29" fromId="83" toId="90">
</dataflow>
<dataflow id="321" from="table_r_load_3" to="add_ln28" fromId="88" toId="91">
</dataflow>
<dataflow id="322" from="zext_ln29" to="add_ln28" fromId="90" toId="91">
</dataflow>
<dataflow id="323" from="select_ln20" to="icmp_ln27" fromId="87" toId="92">
</dataflow>
<dataflow id="324" from="add_ln28" to="icmp_ln27" fromId="91" toId="92">
</dataflow>
<dataflow id="325" from="icmp_ln27" to="xor_ln27" fromId="92" toId="93">
</dataflow>
<dataflow id="326" from="StgValue_296" to="xor_ln27" fromId="296" toId="93">
</dataflow>
<dataflow id="327" from="xor_ln27" to="select_ln27" fromId="93" toId="94">
</dataflow>
<dataflow id="328" from="select_ln20" to="select_ln27" fromId="87" toId="94">
</dataflow>
<dataflow id="329" from="add_ln28" to="select_ln27" fromId="91" toId="94">
</dataflow>
<dataflow id="330" from="select_ln20" to="icmp_ln35" fromId="87" toId="95">
</dataflow>
<dataflow id="331" from="table_r_load_3" to="icmp_ln35" fromId="88" toId="95">
</dataflow>
<dataflow id="332" from="icmp_ln35" to="xor_ln35" fromId="95" toId="96">
</dataflow>
<dataflow id="333" from="StgValue_296" to="xor_ln35" fromId="296" toId="96">
</dataflow>
<dataflow id="334" from="xor_ln35" to="select_ln35" fromId="96" toId="97">
</dataflow>
<dataflow id="335" from="select_ln20" to="select_ln35" fromId="87" toId="97">
</dataflow>
<dataflow id="336" from="table_r_load_3" to="select_ln35" fromId="88" toId="97">
</dataflow>
<dataflow id="337" from="icmp_ln25" to="select_ln25" fromId="57" toId="98">
</dataflow>
<dataflow id="338" from="select_ln27" to="select_ln25" fromId="94" toId="98">
</dataflow>
<dataflow id="339" from="select_ln35" to="select_ln25" fromId="97" toId="98">
</dataflow>
<dataflow id="341" from="nussinov_Pipeline_VITIS_LOOP_40_3" to="call_ln25" fromId="340" toId="99">
</dataflow>
<dataflow id="342" from="select_ln25" to="call_ln25" fromId="98" toId="99">
</dataflow>
<dataflow id="343" from="indvars_iv_load_2" to="call_ln25" fromId="89" toId="99">
</dataflow>
<dataflow id="344" from="table_r" to="call_ln25" fromId="116" toId="99">
</dataflow>
<dataflow id="345" from="add_ln16" to="call_ln25" fromId="48" toId="99">
</dataflow>
<dataflow id="346" from="sub_ln16" to="call_ln25" fromId="32" toId="99">
</dataflow>
<dataflow id="347" from="j" to="call_ln25" fromId="44" toId="99">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="185" toId="100">
</dataflow>
<dataflow id="350" from="StgValue_349" to="speclooptripcount_ln12" fromId="349" toId="100">
</dataflow>
<dataflow id="351" from="StgValue_187" to="speclooptripcount_ln12" fromId="187" toId="100">
</dataflow>
<dataflow id="353" from="StgValue_352" to="speclooptripcount_ln12" fromId="352" toId="100">
</dataflow>
<dataflow id="354" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="214" toId="101">
</dataflow>
<dataflow id="356" from="empty_3" to="specloopname_ln7" fromId="355" toId="101">
</dataflow>
<dataflow id="357" from="nussinov_Pipeline_VITIS_LOOP_40_3" to="call_ln25" fromId="340" toId="102">
</dataflow>
<dataflow id="358" from="select_ln25" to="call_ln25" fromId="98" toId="102">
</dataflow>
<dataflow id="359" from="indvars_iv_load_2" to="call_ln25" fromId="89" toId="102">
</dataflow>
<dataflow id="360" from="table_r" to="call_ln25" fromId="116" toId="102">
</dataflow>
<dataflow id="361" from="add_ln16" to="call_ln25" fromId="48" toId="102">
</dataflow>
<dataflow id="362" from="sub_ln16" to="call_ln25" fromId="32" toId="102">
</dataflow>
<dataflow id="363" from="j" to="call_ln25" fromId="44" toId="102">
</dataflow>
<dataflow id="364" from="tmp_4" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="365" from="icmp_ln11" to="StgValue_4" fromId="45" toId="4">
</dataflow>
<dataflow id="366" from="icmp_ln25" to="StgValue_5" fromId="57" toId="5">
</dataflow>
<dataflow id="367" from="icmp_ln25" to="StgValue_7" fromId="57" toId="7">
</dataflow>
</dataflows>


</stg>
