######################################################################

# Created by Genus(TM) Synthesis Solution 19.15-s090_1 on Sun Nov 02 12:33:59 CST 2025

# This file contains the RC script for design:MCU

######################################################################

set_db -quiet information_level 3
set_db -quiet init_lib_search_path {../ip/rom_hvt_pg ../ip/sram1p16k_hvt_pg in/ /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/}
set_db -quiet design_mode_process no_value
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_hum false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet lp_insert_clock_gating true
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 31 0.0 38.0} {to_generic 364 400 381 424} {first_condense 85 532 36 507} {PBS_Generic_Opt-Post 512 544 491.70719599999995 529.707196} {{PBS_Generic-Postgen HBO Optimizations} 1 545 1.0 530.707196} {PBS_TechMap-Start 0 548 0.0 534.707196} {{PBS_TechMap-Premap HBO Optimizations} 1 549 1.0 535.707196} {second_condense 35 586 31 553} {reify 123 709 33 587} {global_incr_map 18 727 20 607} {{PBS_Techmap-Global Mapping} 186 735 184.439166 720.146362} {{PBS_TechMap-Datapath Postmap Operations} 5 740 5.583934999999997 725.730297} {{PBS_TechMap-Postmap HBO Optimizations} 1 741 0.6021250000000009 726.332422} {{PBS_TechMap-Postmap Clock Gating} 6 747 6.0 732.332422} {{PBS_TechMap-Postmap Cleanup} 1 748 1.595156999999972 733.9275789999999} {PBS_Techmap-Post_MBCI 0 748 0.0 733.9275789999999} {incr_opt 54 804 60 685} }
set_db -quiet tinfo_tstamp_file .rs_mseminario2.tstamp
set_db -quiet metric_enable true
set_db -quiet auto_ungroup none
set_db -quiet lp_clock_gating_register_aware true
set_db -quiet use_tiehilo_for_const duplicate
set_db -quiet flow_metrics_snapshot_uuid be70bec9-10be-43ce-896d-a2a7ee1e1efe
set_db -quiet pin:MCU/afe0/g5437__5107/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/afe0/g5438__6260/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/afe0/g5440__8428/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/afe0/g5458__6161/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/afe0/g4401__2398/A .break_timing_paths clock_gating
set_db -quiet pin:MCU/afe0/g4401__2398/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/afe0/g4402__5107/AN .break_timing_paths clock_gating
set_db -quiet pin:MCU/afe0/g4403__6260/AN .break_timing_paths clock_gating
set_db -quiet pin:MCU/afe0/g4404__4319/AN .break_timing_paths clock_gating
set_db -quiet hpin:MCU/core/clk_cpu .break_timing_paths true
set_db -quiet pin:MCU/gpio3/g3374/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/gpio3/g3375/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/gpio3/g3376/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/gpio3/g3377/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/gpio3/g3428/A .break_timing_paths clock_gating
set_db -quiet pin:MCU/gpio3/g3430/A .break_timing_paths clock_gating
set_db -quiet pin:MCU/gpio3/g3432/A .break_timing_paths clock_gating
set_db -quiet pin:MCU/gpio3/g3433/A .break_timing_paths clock_gating
set_db -quiet hpin:MCU/i2c0/SCL_IN .break_timing_paths true
set_db -quiet hpin:MCU/i2c1/SCL_IN .break_timing_paths true
set_db -quiet pin:MCU/saradc0/g2837/B .break_timing_paths clock_gating
set_db -quiet pin:MCU/saradc0/g3559/B .break_timing_paths clock_gating
set_db -quiet hpin:MCU/spi0/sck_in .break_timing_paths true
set_db -quiet hpin:MCU/spi1/sck_in .break_timing_paths true
set_db -quiet hpin:MCU/system0/mclk_out .break_timing_paths true
set_db -quiet hpin:MCU/system0/smclk_out .break_timing_paths true
set_db -quiet hpin:MCU/system0/clk_lfxt_out .break_timing_paths true
set_db -quiet hpin:MCU/system0/clk_hfxt_out .break_timing_paths true
set_db -quiet pin:MCU/timer0/clk_mux/g83/A .break_timing_paths clock_gating
set_db -quiet pin:MCU/timer1/clk_mux/g83/A .break_timing_paths clock_gating
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet interconnect_mode wireload
set_db -quiet wireload_mode enclosed
set_db -quiet lib_cell:default_emulate_libset_max/USERLIB_nldm_tt_1p00v_1p00v_25c/rom_hvt_pg .power_gating_cell_type mtcmos
set_db -quiet lib_cell:default_emulate_libset_max/USERLIB_nldm_tt_1p00v_1p00v_25c/rom_hvt_pg .is_retention true
set_db -quiet lib_cell:default_emulate_libset_max/USERLIB_nldm_tt_1p00v_1p00v_25c/sram1p16k_hvt_pg .power_gating_cell_type mtcmos
set_db -quiet lib_cell:default_emulate_libset_max/USERLIB_nldm_tt_1p00v_1p00v_25c/sram1p16k_hvt_pg .is_retention true
set_db -quiet lib_cell:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/TIEHIX1MA10TH .avoid false
set_db -quiet lib_cell:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/TIEHIX1MA10TH .preserve false
set_db -quiet lib_cell:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/TIELOX1MA10TH .avoid false
set_db -quiet lib_cell:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/TIELOX1MA10TH .preserve false
set_db -quiet wireload_selection none
set_db -quiet operating_condition:default_emulate_libset_max/USERLIB_nldm_tt_1p00v_1p00v_25c/tt_1p00v_1p00v_25c .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/USERLIB_nldm_tt_1p00v_1p00v_25c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/scadv10_cln65gp_hvt_tt_1p0v_25c .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name mclk -domain mclk_domain -period 2857143.0 -divide_period 100 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/system0/mclk_out
define_clock -name smclk -domain smclk_domain -period 2857143.0 -divide_period 100 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/system0/smclk_out
define_clock -name clk_cpu -domain clk_cpu_domain -period 2857143.0 -divide_period 100 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/core/clk_cpu
define_clock -name clk_lfxt -domain clk_lfxt_domain -period 30517578.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/system0/clk_lfxt_out
define_clock -name clk_hfxt -domain clk_hfxt_domain -period 2857143.0 -divide_period 100 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/system0/clk_hfxt_out
define_clock -name clk_scl0 -domain clk_scl0_domain -period 200000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/i2c0/SCL_IN
define_clock -name clk_scl1 -domain clk_scl1_domain -period 200000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/i2c1/SCL_IN
define_clock -name clk_sck0 -domain clk_sck0_domain -period 2857143.0 -divide_period 100 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/spi0/sck_in
define_clock -name clk_sck1 -domain clk_sck1_domain -period 2857143.0 -divide_period 100 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MCU hpin:MCU/spi1/sck_in
define_cost_group -design design:MCU -name cg_enable_group_clk_cpu
define_cost_group -design design:MCU -name cg_enable_group_clk_sck0
define_cost_group -design design:MCU -name cg_enable_group_clk_sck1
define_cost_group -design design:MCU -name cg_enable_group_default
define_cost_group -design design:MCU -name cg_enable_group_mclk
define_cost_group -design design:MCU -name cg_enable_group_smclk
define_cost_group -design design:MCU -name clk_cpu
define_cost_group -design design:MCU -name clk_cpu_group
define_cost_group -design design:MCU -name clk_hfxt
define_cost_group -design design:MCU -name clk_hfxt_group
define_cost_group -design design:MCU -name clk_lfxt
define_cost_group -design design:MCU -name clk_lfxt_group
define_cost_group -design design:MCU -name clk_sck0
define_cost_group -design design:MCU -name clk_sck0_group
define_cost_group -design design:MCU -name clk_sck1
define_cost_group -design design:MCU -name clk_sck1_group
define_cost_group -design design:MCU -name clk_scl0
define_cost_group -design design:MCU -name clk_scl0_group
define_cost_group -design design:MCU -name clk_scl1
define_cost_group -design design:MCU -name clk_scl1_group
define_cost_group -design design:MCU -name mclk
define_cost_group -design design:MCU -name mclk_group
define_cost_group -design design:MCU -name smclk
define_cost_group -design design:MCU -name smclk_group
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/mclk -name create_clock_delay_mclk_domain_mclk_R_0 hpin:MCU/system0/mclk_out
set_db -quiet external_delay:MCU/create_clock_delay_mclk_domain_mclk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/mclk -edge_fall -name create_clock_delay_mclk_domain_mclk_F_0 hpin:MCU/system0/mclk_out
set_db -quiet external_delay:MCU/create_clock_delay_mclk_domain_mclk_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/smclk -name create_clock_delay_smclk_domain_smclk_R_0 hpin:MCU/system0/smclk_out
set_db -quiet external_delay:MCU/create_clock_delay_smclk_domain_smclk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/smclk -edge_fall -name create_clock_delay_smclk_domain_smclk_F_0 hpin:MCU/system0/smclk_out
set_db -quiet external_delay:MCU/create_clock_delay_smclk_domain_smclk_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/clk_cpu -name create_clock_delay_clk_cpu_domain_clk_cpu_R_0 hpin:MCU/core/clk_cpu
set_db -quiet external_delay:MCU/create_clock_delay_clk_cpu_domain_clk_cpu_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/clk_cpu -edge_fall -name create_clock_delay_clk_cpu_domain_clk_cpu_F_0 hpin:MCU/core/clk_cpu
set_db -quiet external_delay:MCU/create_clock_delay_clk_cpu_domain_clk_cpu_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/clk_lfxt -name create_clock_delay_clk_lfxt_domain_clk_lfxt_R_0 hpin:MCU/system0/clk_lfxt_out
set_db -quiet external_delay:MCU/create_clock_delay_clk_lfxt_domain_clk_lfxt_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/clk_lfxt -edge_fall -name create_clock_delay_clk_lfxt_domain_clk_lfxt_F_0 hpin:MCU/system0/clk_lfxt_out
set_db -quiet external_delay:MCU/create_clock_delay_clk_lfxt_domain_clk_lfxt_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/clk_hfxt -name create_clock_delay_clk_hfxt_domain_clk_hfxt_R_0 hpin:MCU/system0/clk_hfxt_out
set_db -quiet external_delay:MCU/create_clock_delay_clk_hfxt_domain_clk_hfxt_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/clk_hfxt -edge_fall -name create_clock_delay_clk_hfxt_domain_clk_hfxt_F_0 hpin:MCU/system0/clk_hfxt_out
set_db -quiet external_delay:MCU/create_clock_delay_clk_hfxt_domain_clk_hfxt_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/clk_scl0 -name create_clock_delay_clk_scl0_domain_clk_scl0_R_0 hpin:MCU/i2c0/SCL_IN
set_db -quiet external_delay:MCU/create_clock_delay_clk_scl0_domain_clk_scl0_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/clk_scl0 -edge_fall -name create_clock_delay_clk_scl0_domain_clk_scl0_F_0 hpin:MCU/i2c0/SCL_IN
set_db -quiet external_delay:MCU/create_clock_delay_clk_scl0_domain_clk_scl0_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/clk_scl1 -name create_clock_delay_clk_scl1_domain_clk_scl1_R_0 hpin:MCU/i2c1/SCL_IN
set_db -quiet external_delay:MCU/create_clock_delay_clk_scl1_domain_clk_scl1_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/clk_scl1 -edge_fall -name create_clock_delay_clk_scl1_domain_clk_scl1_F_0 hpin:MCU/i2c1/SCL_IN
set_db -quiet external_delay:MCU/create_clock_delay_clk_scl1_domain_clk_scl1_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/clk_sck0 -name create_clock_delay_clk_sck0_domain_clk_sck0_R_0 hpin:MCU/spi0/sck_in
set_db -quiet external_delay:MCU/create_clock_delay_clk_sck0_domain_clk_sck0_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/clk_sck0 -edge_fall -name create_clock_delay_clk_sck0_domain_clk_sck0_F_0 hpin:MCU/spi0/sck_in
set_db -quiet external_delay:MCU/create_clock_delay_clk_sck0_domain_clk_sck0_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MCU/clk_sck1 -name create_clock_delay_clk_sck1_domain_clk_sck1_R_0 hpin:MCU/spi1/sck_in
set_db -quiet external_delay:MCU/create_clock_delay_clk_sck1_domain_clk_sck1_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MCU/clk_sck1 -edge_fall -name create_clock_delay_clk_sck1_domain_clk_sck1_F_0 hpin:MCU/spi1/sck_in
set_db -quiet external_delay:MCU/create_clock_delay_clk_sck1_domain_clk_sck1_F_0 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_194 pin:MCU/saradc0/g3559/B
set_db -quiet external_delay:MCU/clk_gating_check_194 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_194 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_195 pin:MCU/saradc0/g2837/B
set_db -quiet external_delay:MCU/clk_gating_check_195 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_195 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_196 pin:MCU/afe0/g5437__5107/B
set_db -quiet external_delay:MCU/clk_gating_check_196 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_196 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_197 pin:MCU/afe0/g5438__6260/B
set_db -quiet external_delay:MCU/clk_gating_check_197 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_197 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_198 pin:MCU/afe0/g5440__8428/B
set_db -quiet external_delay:MCU/clk_gating_check_198 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_198 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_199 pin:MCU/afe0/g5458__6161/B
set_db -quiet external_delay:MCU/clk_gating_check_199 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_199 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_200 pin:MCU/afe0/g4401__2398/A
set_db -quiet external_delay:MCU/clk_gating_check_200 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_200 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_201 pin:MCU/afe0/g4401__2398/B
set_db -quiet external_delay:MCU/clk_gating_check_201 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_201 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_202 pin:MCU/afe0/g4404__4319/AN
set_db -quiet external_delay:MCU/clk_gating_check_202 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_202 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_203 pin:MCU/afe0/g4403__6260/AN
set_db -quiet external_delay:MCU/clk_gating_check_203 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_203 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_204 pin:MCU/afe0/g4402__5107/AN
set_db -quiet external_delay:MCU/clk_gating_check_204 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_204 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/mclk -edge_fall -name clk_gating_check_205 pin:MCU/timer0/clk_mux/g83/A
set_db -quiet external_delay:MCU/clk_gating_check_205 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_205 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/mclk -edge_fall -name clk_gating_check_206 pin:MCU/timer1/clk_mux/g83/A
set_db -quiet external_delay:MCU/clk_gating_check_206 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_206 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_207 pin:MCU/gpio3/g3428/A
set_db -quiet external_delay:MCU/clk_gating_check_207 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_207 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_208 pin:MCU/gpio3/g3430/A
set_db -quiet external_delay:MCU/clk_gating_check_208 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_208 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_209 pin:MCU/gpio3/g3432/A
set_db -quiet external_delay:MCU/clk_gating_check_209 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_209 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_210 pin:MCU/gpio3/g3374/B
set_db -quiet external_delay:MCU/clk_gating_check_210 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_210 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_211 pin:MCU/gpio3/g3375/B
set_db -quiet external_delay:MCU/clk_gating_check_211 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_211 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_212 pin:MCU/gpio3/g3376/B
set_db -quiet external_delay:MCU/clk_gating_check_212 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_212 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -name clk_gating_check_213 pin:MCU/gpio3/g3433/A
set_db -quiet external_delay:MCU/clk_gating_check_213 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_213 .clock_source_latency_included true
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:MCU/smclk -edge_fall -name clk_gating_check_214 pin:MCU/gpio3/g3377/B
set_db -quiet external_delay:MCU/clk_gating_check_214 .clock_network_latency_included true
set_db -quiet external_delay:MCU/clk_gating_check_214 .clock_source_latency_included true
path_group -paths [specify_paths -to clock:MCU/mclk]  -name mclk -group cost_group:MCU/mclk -user_priority -1047552
path_group -paths [specify_paths -to clock:MCU/smclk]  -name smclk -group cost_group:MCU/smclk -user_priority -1047552
path_group -paths [specify_paths -to clock:MCU/clk_cpu]  -name clk_cpu -group cost_group:MCU/clk_cpu -user_priority -1047552
path_group -paths [specify_paths -to clock:MCU/clk_lfxt]  -name clk_lfxt -group cost_group:MCU/clk_lfxt -user_priority -1047552
path_group -paths [specify_paths -to clock:MCU/clk_hfxt]  -name clk_hfxt -group cost_group:MCU/clk_hfxt -user_priority -1047552
path_group -paths [specify_paths -to clock:MCU/clk_scl0]  -name clk_scl0 -group cost_group:MCU/clk_scl0 -user_priority -1047552
path_group -paths [specify_paths -to clock:MCU/clk_scl1]  -name clk_scl1 -group cost_group:MCU/clk_scl1 -user_priority -1047552
path_group -paths [specify_paths -to clock:MCU/clk_sck0]  -name clk_sck0 -group cost_group:MCU/clk_sck0 -user_priority -1047552
path_group -paths [specify_paths -to clock:MCU/clk_sck1]  -name clk_sck1 -group cost_group:MCU/clk_sck1 -user_priority -1047552
path_group -paths [specify_paths -from clock:MCU/mclk]  -name grp_1 -group cost_group:MCU/mclk_group
path_group -paths [specify_paths -from clock:MCU/smclk]  -name grp_2 -group cost_group:MCU/smclk_group
path_group -paths [specify_paths -from clock:MCU/clk_cpu]  -name grp_3 -group cost_group:MCU/clk_cpu_group
path_group -paths [specify_paths -from clock:MCU/clk_lfxt]  -name grp_4 -group cost_group:MCU/clk_lfxt_group
path_group -paths [specify_paths -from clock:MCU/clk_hfxt]  -name grp_5 -group cost_group:MCU/clk_hfxt_group
path_group -paths [specify_paths -from clock:MCU/clk_scl0]  -name grp_6 -group cost_group:MCU/clk_scl0_group
path_group -paths [specify_paths -from clock:MCU/clk_scl1]  -name grp_7 -group cost_group:MCU/clk_scl1_group
path_group -paths [specify_paths -from clock:MCU/clk_sck0]  -name grp_8 -group cost_group:MCU/clk_sck0_group
path_group -paths [specify_paths -from clock:MCU/clk_sck1]  -name grp_9 -group cost_group:MCU/clk_sck1_group
path_disable -paths [specify_paths -lenient -to {pin:MCU/rom0/PGEN pin:MCU/ram0/PGEN pin:MCU/ram1/PGEN}]  -name zipped_path_disable_0 -user_priority -892928
path_group -paths [specify_paths -through {hpin:MCU/adddec0/RC_CG_HIER_INST0/enable hpin:MCU/adddec0/RC_CG_HIER_INST1/enable hpin:MCU/adddec0/RC_CG_HIER_INST2/enable hpin:MCU/adddec0/RC_CG_HIER_INST3/enable hpin:MCU/adddec0/RC_CG_HIER_INST4/enable hpin:MCU/adddec0/RC_CG_HIER_INST5/enable hpin:MCU/adddec0/RC_CG_HIER_INST6/enable hpin:MCU/afe0/RC_CG_HIER_INST7/enable hpin:MCU/afe0/RC_CG_HIER_INST8/enable hpin:MCU/afe0/RC_CG_HIER_INST9/enable hpin:MCU/afe0/RC_CG_HIER_INST10/enable hpin:MCU/afe0/RC_CG_HIER_INST11/enable hpin:MCU/afe0/RC_CG_HIER_INST12/enable hpin:MCU/afe0/RC_CG_HIER_INST13/enable hpin:MCU/afe0/RC_CG_HIER_INST14/enable hpin:MCU/afe0/RC_CG_HIER_INST15/enable hpin:MCU/afe0/RC_CG_HIER_INST16/enable hpin:MCU/afe0/RC_CG_HIER_INST17/enable hpin:MCU/afe0/RC_CG_HIER_INST18/enable hpin:MCU/afe0/RC_CG_HIER_INST19/enable hpin:MCU/afe0/RC_CG_HIER_INST20/enable hpin:MCU/afe0/RC_CG_HIER_INST21/enable hpin:MCU/afe0/RC_CG_HIER_INST22/enable hpin:MCU/afe0/RC_CG_HIER_INST23/enable hpin:MCU/afe0/RC_CG_HIER_INST24/enable hpin:MCU/afe0/RC_CG_HIER_INST25/enable hpin:MCU/afe0/RC_CG_HIER_INST26/enable hpin:MCU/afe0/RC_CG_HIER_INST27/enable hpin:MCU/afe0/RC_CG_HIER_INST28/enable hpin:MCU/afe0/RC_CG_HIER_INST29/enable hpin:MCU/afe0/RC_CG_HIER_INST30/enable hpin:MCU/afe0/RC_CG_HIER_INST31/enable hpin:MCU/afe0/RC_CG_HIER_INST32/enable hpin:MCU/afe0/RC_CG_HIER_INST33/enable hpin:MCU/afe0/RC_CG_HIER_INST34/enable hpin:MCU/gpio0/RC_CG_HIER_INST96/enable hpin:MCU/gpio0/RC_CG_HIER_INST97/enable hpin:MCU/gpio0/RC_CG_HIER_INST98/enable hpin:MCU/gpio0/RC_CG_HIER_INST99/enable hpin:MCU/gpio0/RC_CG_HIER_INST100/enable hpin:MCU/gpio0/RC_CG_HIER_INST101/enable hpin:MCU/gpio0/RC_CG_HIER_INST102/enable hpin:MCU/gpio0/RC_CG_HIER_INST103/enable hpin:MCU/gpio1/RC_CG_HIER_INST104/enable hpin:MCU/gpio1/RC_CG_HIER_INST105/enable hpin:MCU/gpio1/RC_CG_HIER_INST106/enable hpin:MCU/gpio1/RC_CG_HIER_INST107/enable hpin:MCU/gpio1/RC_CG_HIER_INST108/enable hpin:MCU/gpio1/RC_CG_HIER_INST109/enable hpin:MCU/gpio1/RC_CG_HIER_INST110/enable hpin:MCU/gpio1/RC_CG_HIER_INST111/enable hpin:MCU/gpio2/RC_CG_HIER_INST112/enable hpin:MCU/gpio2/RC_CG_HIER_INST113/enable hpin:MCU/gpio2/RC_CG_HIER_INST114/enable hpin:MCU/gpio2/RC_CG_HIER_INST115/enable hpin:MCU/gpio2/RC_CG_HIER_INST116/enable hpin:MCU/gpio2/RC_CG_HIER_INST117/enable hpin:MCU/gpio2/RC_CG_HIER_INST118/enable hpin:MCU/gpio2/RC_CG_HIER_INST119/enable hpin:MCU/gpio3/RC_CG_HIER_INST120/enable hpin:MCU/gpio3/RC_CG_HIER_INST121/enable hpin:MCU/gpio3/RC_CG_HIER_INST122/enable hpin:MCU/gpio3/RC_CG_HIER_INST123/enable hpin:MCU/gpio3/RC_CG_HIER_INST124/enable hpin:MCU/gpio3/RC_CG_HIER_INST125/enable hpin:MCU/gpio3/RC_CG_HIER_INST126/enable hpin:MCU/gpio3/RC_CG_HIER_INST127/enable hpin:MCU/i2c0/RC_CG_HIER_INST129/enable hpin:MCU/i2c0/RC_CG_HIER_INST130/enable hpin:MCU/i2c0/RC_CG_HIER_INST131/enable hpin:MCU/i2c0/RC_CG_HIER_INST132/enable hpin:MCU/i2c0/RC_CG_HIER_INST133/enable hpin:MCU/i2c0/RC_CG_HIER_INST134/enable hpin:MCU/i2c0/RC_CG_HIER_INST136/enable hpin:MCU/i2c0/RC_CG_HIER_INST137/enable hpin:MCU/i2c1/RC_CG_HIER_INST143/enable hpin:MCU/i2c1/RC_CG_HIER_INST144/enable hpin:MCU/i2c1/RC_CG_HIER_INST145/enable hpin:MCU/i2c1/RC_CG_HIER_INST146/enable hpin:MCU/i2c1/RC_CG_HIER_INST147/enable hpin:MCU/i2c1/RC_CG_HIER_INST148/enable hpin:MCU/i2c1/RC_CG_HIER_INST150/enable hpin:MCU/i2c1/RC_CG_HIER_INST151/enable hpin:MCU/npu0/RC_CG_HIER_INST163/enable hpin:MCU/npu0/RC_CG_HIER_INST164/enable hpin:MCU/npu0/RC_CG_HIER_INST165/enable hpin:MCU/npu0/RC_CG_HIER_INST166/enable hpin:MCU/npu0/RC_CG_HIER_INST167/enable hpin:MCU/npu0/RC_CG_HIER_INST168/enable hpin:MCU/npu0/RC_CG_HIER_INST169/enable hpin:MCU/npu0/RC_CG_HIER_INST170/enable hpin:MCU/saradc0/RC_CG_HIER_INST174/enable hpin:MCU/saradc0/RC_CG_HIER_INST175/enable hpin:MCU/spi0/RC_CG_HIER_INST179/enable hpin:MCU/spi0/RC_CG_HIER_INST180/enable hpin:MCU/spi0/RC_CG_HIER_INST181/enable hpin:MCU/spi0/RC_CG_HIER_INST182/enable hpin:MCU/spi0/RC_CG_HIER_INST183/enable hpin:MCU/spi0/RC_CG_HIER_INST184/enable hpin:MCU/spi0/RC_CG_HIER_INST185/enable hpin:MCU/spi0/RC_CG_HIER_INST186/enable hpin:MCU/spi0/RC_CG_HIER_INST187/enable hpin:MCU/spi0/RC_CG_HIER_INST188/enable hpin:MCU/spi0/RC_CG_HIER_INST190/enable hpin:MCU/spi1/RC_CG_HIER_INST197/enable hpin:MCU/spi1/RC_CG_HIER_INST198/enable hpin:MCU/spi1/RC_CG_HIER_INST199/enable hpin:MCU/spi1/RC_CG_HIER_INST200/enable hpin:MCU/spi1/RC_CG_HIER_INST201/enable hpin:MCU/spi1/RC_CG_HIER_INST202/enable hpin:MCU/spi1/RC_CG_HIER_INST203/enable hpin:MCU/spi1/RC_CG_HIER_INST205/enable hpin:MCU/system0/RC_CG_HIER_INST212/enable hpin:MCU/system0/RC_CG_HIER_INST213/enable hpin:MCU/system0/RC_CG_HIER_INST214/enable hpin:MCU/system0/RC_CG_HIER_INST215/enable hpin:MCU/system0/RC_CG_HIER_INST216/enable hpin:MCU/system0/RC_CG_HIER_INST217/enable hpin:MCU/system0/RC_CG_HIER_INST218/enable hpin:MCU/system0/RC_CG_HIER_INST219/enable hpin:MCU/system0/RC_CG_HIER_INST220/enable hpin:MCU/system0/RC_CG_HIER_INST221/enable hpin:MCU/system0/RC_CG_HIER_INST222/enable hpin:MCU/system0/RC_CG_HIER_INST223/enable hpin:MCU/system0/RC_CG_HIER_INST224/enable hpin:MCU/system0/RC_CG_HIER_INST225/enable hpin:MCU/system0/RC_CG_HIER_INST226/enable hpin:MCU/system0/RC_CG_HIER_INST227/enable hpin:MCU/system0/RC_CG_HIER_INST228/enable hpin:MCU/system0/RC_CG_HIER_INST229/enable hpin:MCU/system0/RC_CG_HIER_INST230/enable hpin:MCU/system0/RC_CG_HIER_INST231/enable hpin:MCU/system0/RC_CG_HIER_INST232/enable hpin:MCU/system0/RC_CG_HIER_INST233/enable hpin:MCU/system0/RC_CG_HIER_INST234/enable hpin:MCU/system0/RC_CG_HIER_INST235/enable hpin:MCU/system0/RC_CG_HIER_INST236/enable hpin:MCU/system0/RC_CG_HIER_INST237/enable hpin:MCU/system0/RC_CG_HIER_INST238/enable hpin:MCU/system0/RC_CG_HIER_INST239/enable hpin:MCU/system0/RC_CG_HIER_INST240/enable hpin:MCU/system0/RC_CG_HIER_INST241/enable hpin:MCU/timer0/RC_CG_HIER_INST247/enable hpin:MCU/timer0/RC_CG_HIER_INST248/enable hpin:MCU/timer0/RC_CG_HIER_INST249/enable hpin:MCU/timer0/RC_CG_HIER_INST250/enable hpin:MCU/timer0/RC_CG_HIER_INST251/enable hpin:MCU/timer0/RC_CG_HIER_INST252/enable hpin:MCU/timer0/RC_CG_HIER_INST253/enable hpin:MCU/timer0/RC_CG_HIER_INST254/enable hpin:MCU/timer0/RC_CG_HIER_INST255/enable hpin:MCU/timer0/RC_CG_HIER_INST256/enable hpin:MCU/timer0/RC_CG_HIER_INST257/enable hpin:MCU/timer0/RC_CG_HIER_INST258/enable hpin:MCU/timer0/RC_CG_HIER_INST259/enable hpin:MCU/timer0/RC_CG_HIER_INST260/enable hpin:MCU/timer0/RC_CG_HIER_INST261/enable hpin:MCU/timer0/RC_CG_HIER_INST262/enable hpin:MCU/timer0/RC_CG_HIER_INST264/enable hpin:MCU/timer1/RC_CG_HIER_INST267/enable hpin:MCU/timer1/RC_CG_HIER_INST268/enable hpin:MCU/timer1/RC_CG_HIER_INST269/enable hpin:MCU/timer1/RC_CG_HIER_INST270/enable hpin:MCU/timer1/RC_CG_HIER_INST271/enable hpin:MCU/timer1/RC_CG_HIER_INST272/enable hpin:MCU/timer1/RC_CG_HIER_INST273/enable hpin:MCU/timer1/RC_CG_HIER_INST274/enable hpin:MCU/timer1/RC_CG_HIER_INST275/enable hpin:MCU/timer1/RC_CG_HIER_INST276/enable hpin:MCU/timer1/RC_CG_HIER_INST277/enable hpin:MCU/timer1/RC_CG_HIER_INST278/enable hpin:MCU/timer1/RC_CG_HIER_INST279/enable hpin:MCU/timer1/RC_CG_HIER_INST280/enable hpin:MCU/timer1/RC_CG_HIER_INST281/enable hpin:MCU/timer1/RC_CG_HIER_INST282/enable hpin:MCU/timer1/RC_CG_HIER_INST284/enable hpin:MCU/uart0/RC_CG_HIER_INST285/enable hpin:MCU/uart0/RC_CG_HIER_INST286/enable hpin:MCU/uart0/RC_CG_HIER_INST287/enable hpin:MCU/uart0/RC_CG_HIER_INST289/enable hpin:MCU/uart1/RC_CG_HIER_INST300/enable hpin:MCU/uart1/RC_CG_HIER_INST301/enable hpin:MCU/uart1/RC_CG_HIER_INST302/enable hpin:MCU/uart1/RC_CG_HIER_INST304/enable}]  -name cg_enable_group_clk_cpu -group cost_group:MCU/cg_enable_group_clk_cpu
path_group -paths [specify_paths -through {hpin:MCU/afe0/adc_fsm/counter/RC_CG_HIER_INST35/enable hpin:MCU/afe0/adc_fsm/fsm/RC_CG_HIER_INST36/enable hpin:MCU/i2c0/CGMaster/RC_CG_HIER_INST141/enable hpin:MCU/i2c0/RC_CG_HIER_INST128/enable hpin:MCU/i2c0/RC_CG_HIER_INST135/enable hpin:MCU/i2c0/RC_CG_HIER_INST138/enable hpin:MCU/i2c0/RC_CG_HIER_INST139/enable hpin:MCU/i2c0/RC_CG_HIER_INST140/enable hpin:MCU/i2c1/CGMaster/RC_CG_HIER_INST155/enable hpin:MCU/i2c1/RC_CG_HIER_INST142/enable hpin:MCU/i2c1/RC_CG_HIER_INST149/enable hpin:MCU/i2c1/RC_CG_HIER_INST152/enable hpin:MCU/i2c1/RC_CG_HIER_INST153/enable hpin:MCU/i2c1/RC_CG_HIER_INST154/enable hpin:MCU/saradc0/RC_CG_HIER_INST172/enable hpin:MCU/saradc0/RC_CG_HIER_INST173/enable hpin:MCU/saradc0/RC_CG_HIER_INST176/enable hpin:MCU/spi0/RC_CG_HIER_INST177/enable hpin:MCU/spi0/RC_CG_HIER_INST178/enable hpin:MCU/spi0/RC_CG_HIER_INST189/enable hpin:MCU/spi0/RC_CG_HIER_INST191/enable hpin:MCU/spi0/RC_CG_HIER_INST192/enable hpin:MCU/spi0/RC_CG_HIER_INST193/enable hpin:MCU/spi0/RC_CG_HIER_INST194/enable hpin:MCU/spi0/RC_CG_HIER_INST195/enable hpin:MCU/spi1/RC_CG_HIER_INST204/enable hpin:MCU/spi1/RC_CG_HIER_INST206/enable hpin:MCU/spi1/RC_CG_HIER_INST207/enable hpin:MCU/spi1/RC_CG_HIER_INST208/enable hpin:MCU/spi1/RC_CG_HIER_INST209/enable hpin:MCU/spi1/RC_CG_HIER_INST210/enable hpin:MCU/uart0/RC_CG_HIER_INST288/enable hpin:MCU/uart0/RC_CG_HIER_INST290/enable hpin:MCU/uart0/RC_CG_HIER_INST291/enable hpin:MCU/uart0/RC_CG_HIER_INST292/enable hpin:MCU/uart0/RC_CG_HIER_INST293/enable hpin:MCU/uart0/RC_CG_HIER_INST294/enable hpin:MCU/uart0/RC_CG_HIER_INST295/enable hpin:MCU/uart0/RC_CG_HIER_INST296/enable hpin:MCU/uart0/RC_CG_HIER_INST297/enable hpin:MCU/uart0/RC_CG_HIER_INST298/enable hpin:MCU/uart0/RC_CG_HIER_INST299/enable hpin:MCU/uart1/RC_CG_HIER_INST303/enable hpin:MCU/uart1/RC_CG_HIER_INST305/enable hpin:MCU/uart1/RC_CG_HIER_INST306/enable hpin:MCU/uart1/RC_CG_HIER_INST307/enable hpin:MCU/uart1/RC_CG_HIER_INST308/enable hpin:MCU/uart1/RC_CG_HIER_INST309/enable hpin:MCU/uart1/RC_CG_HIER_INST310/enable hpin:MCU/uart1/RC_CG_HIER_INST311/enable hpin:MCU/uart1/RC_CG_HIER_INST312/enable hpin:MCU/uart1/RC_CG_HIER_INST313/enable hpin:MCU/uart1/RC_CG_HIER_INST314/enable}]  -name cg_enable_group_smclk -group cost_group:MCU/cg_enable_group_smclk
path_group -paths [specify_paths -through {hpin:MCU/core/csr_unit_inst/RC_CG_HIER_INST45/enable hpin:MCU/core/csr_unit_inst/RC_CG_HIER_INST46/enable hpin:MCU/core/csr_unit_inst/RC_CG_HIER_INST47/enable hpin:MCU/core/csr_unit_inst/RC_CG_HIER_INST48/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST51/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST52/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST53/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST54/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST55/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST56/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST57/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST58/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST59/enable hpin:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST60/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST61/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST62/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST63/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST64/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST65/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST66/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST67/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST68/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST69/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST70/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST71/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST72/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST73/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST74/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST75/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST76/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST77/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST78/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST79/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST80/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST81/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST82/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST83/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST84/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST85/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST86/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST87/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST88/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST89/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST90/enable hpin:MCU/core/datapath_inst/rf/RC_CG_HIER_INST91/enable hpin:MCU/core/datapath_inst/RC_CG_HIER_INST49/enable hpin:MCU/core/datapath_inst/RC_CG_HIER_INST50/enable hpin:MCU/core/irq_handler_inst/RC_CG_HIER_INST92/enable hpin:MCU/core/irq_handler_inst/RC_CG_HIER_INST93/enable hpin:MCU/core/irq_handler_inst/RC_CG_HIER_INST94/enable hpin:MCU/core/irq_handler_inst/RC_CG_HIER_INST95/enable hpin:MCU/core/RC_CG_HIER_INST37/enable hpin:MCU/core/RC_CG_HIER_INST38/enable hpin:MCU/core/RC_CG_HIER_INST39/enable hpin:MCU/core/RC_CG_HIER_INST40/enable hpin:MCU/core/RC_CG_HIER_INST41/enable hpin:MCU/core/RC_CG_HIER_INST42/enable hpin:MCU/core/RC_CG_HIER_INST43/enable hpin:MCU/core/RC_CG_HIER_INST44/enable hpin:MCU/npu0/RC_CG_HIER_INST156/enable hpin:MCU/npu0/RC_CG_HIER_INST157/enable hpin:MCU/npu0/RC_CG_HIER_INST158/enable hpin:MCU/npu0/RC_CG_HIER_INST159/enable hpin:MCU/npu0/RC_CG_HIER_INST160/enable hpin:MCU/npu0/RC_CG_HIER_INST161/enable hpin:MCU/npu0/RC_CG_HIER_INST162/enable hpin:MCU/npu0/RC_CG_HIER_INST171/enable hpin:MCU/timer0/RC_CG_HIER_INST263/enable hpin:MCU/timer1/RC_CG_HIER_INST283/enable}]  -name cg_enable_group_mclk -group cost_group:MCU/cg_enable_group_mclk
path_group -paths [specify_paths -through hpin:MCU/spi0/RC_CG_HIER_INST196/enable]  -name cg_enable_group_clk_sck0 -group cost_group:MCU/cg_enable_group_clk_sck0
path_group -paths [specify_paths -through hpin:MCU/spi1/RC_CG_HIER_INST211/enable]  -name cg_enable_group_clk_sck1 -group cost_group:MCU/cg_enable_group_clk_sck1
path_group -paths [specify_paths -through {hpin:MCU/system0/RC_CG_HIER_INST242/enable hpin:MCU/system0/RC_CG_HIER_INST243/enable hpin:MCU/system0/RC_CG_HIER_INST244/enable hpin:MCU/timer0/RC_CG_HIER_INST245/enable hpin:MCU/timer0/RC_CG_HIER_INST246/enable hpin:MCU/timer1/RC_CG_HIER_INST265/enable hpin:MCU/timer1/RC_CG_HIER_INST266/enable}]  -name cg_enable_group_default -group cost_group:MCU/cg_enable_group_default
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:MCU .seq_reason_deleted_internal {{{i2c1/CGMaster/ClkStagesFF_reg[0]} unloaded {i2c1/CGMaster/ClkStagesFF[0]}} {{i2c0/CGMaster/ClkStagesFF_reg[0]} unloaded {i2c0/CGMaster/ClkStagesFF[0]}} {core/datapath_inst/mainalu/divider/N unloaded core/datapath_inst/mainalu/divider/N} {core/datapath_inst/mainalu/divider/D unloaded core/datapath_inst/mainalu/divider/D} {core/datapath_inst/mainalu/div_rq unloaded core/datapath_inst/mainalu/div_rq} {core/datapath_inst/amo_read_data_reg unloaded core/datapath_inst/amo_read_data_reg} {core/irq_handler_inst/prev_state unloaded core/irq_handler_inst/prev_state} {core/irq_handler_inst/nesting_count unloaded core/irq_handler_inst/nesting_count} {core/c_dec_inst/funct6 unloaded core/c_dec_inst/funct6} {core/amo_read_data unloaded core/amo_read_data} {core/data_addr_reg unloaded core/data_addr_reg} {core/irq_save_int unloaded core/irq_save_int} {spi1/SPIxFOS unloaded spi1/SPIxFOS} {timer1/timer_value_latched unloaded timer1/timer_value_latched} {timer0/timer_value_latched unloaded timer0/timer_value_latched} {afe0/adc_data_read unloaded afe0/adc_data_read} {afe0/clr_adc_ovf unloaded afe0/clr_adc_ovf} {{core/irq_handler_inst/pending_irqs_reg_reg[0]} unloaded {core/irq_handler_inst/pending_irqs_reg[0]}} {{core/irq_handler_inst/pending_irqs_reg_reg[1]} unloaded {core/irq_handler_inst/pending_irqs_reg[1]}} {{core/irq_handler_inst/pending_irqs_reg_reg[2]} unloaded {core/irq_handler_inst/pending_irqs_reg[2]}} {{core/irq_handler_inst/pending_irqs_reg_reg[3]} unloaded {core/irq_handler_inst/pending_irqs_reg[3]}} {{core/irq_handler_inst/pending_irqs_reg_reg[4]} unloaded {core/irq_handler_inst/pending_irqs_reg[4]}} {{core/irq_handler_inst/pending_irqs_reg_reg[5]} unloaded {core/irq_handler_inst/pending_irqs_reg[5]}} {{core/irq_handler_inst/pending_irqs_reg_reg[6]} unloaded {core/irq_handler_inst/pending_irqs_reg[6]}} {{core/irq_handler_inst/pending_irqs_reg_reg[7]} unloaded {core/irq_handler_inst/pending_irqs_reg[7]}} {{core/irq_handler_inst/pending_irqs_reg_reg[8]} unloaded {core/irq_handler_inst/pending_irqs_reg[8]}} {{core/irq_handler_inst/pending_irqs_reg_reg[9]} unloaded {core/irq_handler_inst/pending_irqs_reg[9]}} {{core/irq_handler_inst/pending_irqs_reg_reg[10]} unloaded {core/irq_handler_inst/pending_irqs_reg[10]}} {{core/irq_handler_inst/pending_irqs_reg_reg[11]} unloaded {core/irq_handler_inst/pending_irqs_reg[11]}} {{core/irq_handler_inst/pending_irqs_reg_reg[12]} unloaded {core/irq_handler_inst/pending_irqs_reg[12]}} {{core/irq_handler_inst/pending_irqs_reg_reg[13]} unloaded {core/irq_handler_inst/pending_irqs_reg[13]}} {{core/irq_handler_inst/pending_irqs_reg_reg[14]} unloaded {core/irq_handler_inst/pending_irqs_reg[14]}} {{core/irq_handler_inst/pending_irqs_reg_reg[15]} unloaded {core/irq_handler_inst/pending_irqs_reg[15]}} {{core/irq_handler_inst/pending_irqs_reg_reg[16]} unloaded {core/irq_handler_inst/pending_irqs_reg[16]}} {{core/irq_handler_inst/pending_irqs_reg_reg[17]} unloaded {core/irq_handler_inst/pending_irqs_reg[17]}} {{core/irq_handler_inst/pending_irqs_reg_reg[18]} unloaded {core/irq_handler_inst/pending_irqs_reg[18]}} {{core/irq_handler_inst/pending_irqs_reg_reg[19]} unloaded {core/irq_handler_inst/pending_irqs_reg[19]}} {{core/irq_handler_inst/pending_irqs_reg_reg[20]} unloaded {core/irq_handler_inst/pending_irqs_reg[20]}} {{core/irq_handler_inst/pending_irqs_reg_reg[21]} unloaded {core/irq_handler_inst/pending_irqs_reg[21]}} {{core/irq_handler_inst/pending_irqs_reg_reg[22]} unloaded {core/irq_handler_inst/pending_irqs_reg[22]}} {{core/irq_handler_inst/pending_irqs_reg_reg[23]} unloaded {core/irq_handler_inst/pending_irqs_reg[23]}} {{core/irq_handler_inst/pending_irqs_reg_reg[24]} unloaded {core/irq_handler_inst/pending_irqs_reg[24]}} {{core/irq_handler_inst/pending_irqs_reg_reg[25]} unloaded {core/irq_handler_inst/pending_irqs_reg[25]}} {{core/irq_handler_inst/pending_irqs_reg_reg[26]} unloaded {core/irq_handler_inst/pending_irqs_reg[26]}} {{core/irq_handler_inst/pending_irqs_reg_reg[27]} unloaded {core/irq_handler_inst/pending_irqs_reg[27]}} {{core/irq_handler_inst/pending_irqs_reg_reg[28]} unloaded {core/irq_handler_inst/pending_irqs_reg[28]}} {{core/irq_handler_inst/pending_irqs_reg_reg[29]} unloaded {core/irq_handler_inst/pending_irqs_reg[29]}} {{core/irq_handler_inst/pending_irqs_reg_reg[30]} unloaded {core/irq_handler_inst/pending_irqs_reg[30]}} {{core/irq_handler_inst/pending_irqs_reg_reg[31]} unloaded {core/irq_handler_inst/pending_irqs_reg[31]}} {{core/irq_handler_inst/pending_irqs_reg_reg[32]} unloaded {core/irq_handler_inst/pending_irqs_reg[32]}} {{core/irq_handler_inst/pending_irqs_reg_reg[33]} unloaded {core/irq_handler_inst/pending_irqs_reg[33]}} {{core/irq_handler_inst/pending_irqs_reg_reg[34]} unloaded {core/irq_handler_inst/pending_irqs_reg[34]}} {{core/irq_handler_inst/pending_irqs_reg_reg[35]} unloaded {core/irq_handler_inst/pending_irqs_reg[35]}} {{core/irq_handler_inst/pending_irqs_reg_reg[36]} unloaded {core/irq_handler_inst/pending_irqs_reg[36]}} {{core/irq_handler_inst/pending_irqs_reg_reg[37]} unloaded {core/irq_handler_inst/pending_irqs_reg[37]}} {{core/irq_handler_inst/pending_irqs_reg_reg[38]} unloaded {core/irq_handler_inst/pending_irqs_reg[38]}} {{core/irq_handler_inst/pending_irqs_reg_reg[39]} unloaded {core/irq_handler_inst/pending_irqs_reg[39]}} {{core/irq_handler_inst/pending_irqs_reg_reg[40]} unloaded {core/irq_handler_inst/pending_irqs_reg[40]}} {{core/irq_handler_inst/pending_irqs_reg_reg[41]} unloaded {core/irq_handler_inst/pending_irqs_reg[41]}} {{core/irq_handler_inst/pending_irqs_reg_reg[42]} unloaded {core/irq_handler_inst/pending_irqs_reg[42]}} {{core/irq_handler_inst/pending_irqs_reg_reg[43]} unloaded {core/irq_handler_inst/pending_irqs_reg[43]}} {{core/irq_handler_inst/pending_irqs_reg_reg[44]} unloaded {core/irq_handler_inst/pending_irqs_reg[44]}} {{core/irq_handler_inst/pending_irqs_reg_reg[45]} unloaded {core/irq_handler_inst/pending_irqs_reg[45]}} {{core/irq_handler_inst/pending_irqs_reg_reg[46]} unloaded {core/irq_handler_inst/pending_irqs_reg[46]}} {{core/irq_handler_inst/pending_irqs_reg_reg[47]} unloaded {core/irq_handler_inst/pending_irqs_reg[47]}} {{core/irq_handler_inst/pending_irqs_reg_reg[48]} unloaded {core/irq_handler_inst/pending_irqs_reg[48]}} {{core/irq_handler_inst/pending_irqs_reg_reg[49]} unloaded {core/irq_handler_inst/pending_irqs_reg[49]}} {{core/irq_handler_inst/pending_irqs_reg_reg[50]} unloaded {core/irq_handler_inst/pending_irqs_reg[50]}} {{core/irq_handler_inst/pending_irqs_reg_reg[51]} unloaded {core/irq_handler_inst/pending_irqs_reg[51]}} {{core/irq_handler_inst/pending_irqs_reg_reg[52]} unloaded {core/irq_handler_inst/pending_irqs_reg[52]}} {{core/irq_handler_inst/pending_irqs_reg_reg[53]} unloaded {core/irq_handler_inst/pending_irqs_reg[53]}} {{core/irq_handler_inst/pending_irqs_reg_reg[54]} unloaded {core/irq_handler_inst/pending_irqs_reg[54]}} {{core/irq_handler_inst/pending_irqs_reg_reg[55]} unloaded {core/irq_handler_inst/pending_irqs_reg[55]}} {{core/irq_handler_inst/pending_irqs_reg_reg[56]} unloaded {core/irq_handler_inst/pending_irqs_reg[56]}} {{core/irq_handler_inst/pending_irqs_reg_reg[57]} unloaded {core/irq_handler_inst/pending_irqs_reg[57]}} {{core/irq_handler_inst/pending_irqs_reg_reg[58]} unloaded {core/irq_handler_inst/pending_irqs_reg[58]}} {{core/irq_handler_inst/pending_irqs_reg_reg[59]} unloaded {core/irq_handler_inst/pending_irqs_reg[59]}} {{core/irq_handler_inst/pending_irqs_reg_reg[60]} unloaded {core/irq_handler_inst/pending_irqs_reg[60]}} {{core/irq_handler_inst/pending_irqs_reg_reg[61]} unloaded {core/irq_handler_inst/pending_irqs_reg[61]}} {{core/irq_handler_inst/pending_irqs_reg_reg[62]} unloaded {core/irq_handler_inst/pending_irqs_reg[62]}} {{core/irq_handler_inst/pending_irqs_reg_reg[63]} unloaded {core/irq_handler_inst/pending_irqs_reg[63]}} {{core/irq_handler_inst/pending_irqs_reg_reg[64]} unloaded {core/irq_handler_inst/pending_irqs_reg[64]}} {{core/irq_handler_inst/pending_irqs_reg_reg[65]} unloaded {core/irq_handler_inst/pending_irqs_reg[65]}} {{core/irq_handler_inst/pending_irqs_reg_reg[66]} unloaded {core/irq_handler_inst/pending_irqs_reg[66]}} {{core/irq_handler_inst/pending_irqs_reg_reg[67]} unloaded {core/irq_handler_inst/pending_irqs_reg[67]}} {{core/irq_handler_inst/pending_irqs_reg_reg[68]} unloaded {core/irq_handler_inst/pending_irqs_reg[68]}} {{core/irq_handler_inst/pending_irqs_reg_reg[69]} unloaded {core/irq_handler_inst/pending_irqs_reg[69]}} {{core/irq_handler_inst/pending_irqs_reg_reg[70]} unloaded {core/irq_handler_inst/pending_irqs_reg[70]}} {{core/irq_handler_inst/pending_irqs_reg_reg[71]} unloaded {core/irq_handler_inst/pending_irqs_reg[71]}} {{core/irq_handler_inst/pending_irqs_reg_reg[72]} unloaded {core/irq_handler_inst/pending_irqs_reg[72]}} {{core/irq_handler_inst/pending_irqs_reg_reg[73]} unloaded {core/irq_handler_inst/pending_irqs_reg[73]}} {{core/irq_handler_inst/pending_irqs_reg_reg[74]} unloaded {core/irq_handler_inst/pending_irqs_reg[74]}} {{core/irq_handler_inst/pending_irqs_reg_reg[75]} unloaded {core/irq_handler_inst/pending_irqs_reg[75]}} {{core/irq_handler_inst/pending_irqs_reg_reg[76]} unloaded {core/irq_handler_inst/pending_irqs_reg[76]}} {{core/irq_handler_inst/pending_irqs_reg_reg[77]} unloaded {core/irq_handler_inst/pending_irqs_reg[77]}} {{core/irq_handler_inst/pending_irqs_reg_reg[78]} unloaded {core/irq_handler_inst/pending_irqs_reg[78]}} {{core/irq_handler_inst/pending_irqs_reg_reg[79]} unloaded {core/irq_handler_inst/pending_irqs_reg[79]}} {{core/irq_handler_inst/pending_irqs_reg_reg[80]} unloaded {core/irq_handler_inst/pending_irqs_reg[80]}} {{core/irq_handler_inst/pending_irqs_reg_reg[81]} unloaded {core/irq_handler_inst/pending_irqs_reg[81]}} {{core/irq_handler_inst/pending_irqs_reg_reg[82]} unloaded {core/irq_handler_inst/pending_irqs_reg[82]}} {{adddec0/mab_out_reg[24]} unloaded {adddec0/mab_out[24]}} {{adddec0/mab_out_reg[25]} unloaded {adddec0/mab_out[25]}} {{adddec0/mab_out_reg[26]} unloaded {adddec0/mab_out[26]}} {{adddec0/mab_out_reg[27]} unloaded {adddec0/mab_out[27]}} {{adddec0/mab_out_reg[28]} unloaded {adddec0/mab_out[28]}} {{adddec0/mab_out_reg[29]} unloaded {adddec0/mab_out[29]}} {{adddec0/mab_out_reg[30]} unloaded {adddec0/mab_out[30]}} {{adddec0/mab_out_reg[31]} unloaded {adddec0/mab_out[31]}} {{gpio0/read_data_reg[8]} {{constant 0}} {gpio0/read_data[8]}} {{gpio0/read_data_reg[9]} {{constant 0}} {gpio0/read_data[9]}} {{gpio0/read_data_reg[10]} {{constant 0}} {gpio0/read_data[10]}} {{gpio0/read_data_reg[11]} {{constant 0}} {gpio0/read_data[11]}} {{gpio0/read_data_reg[12]} {{constant 0}} {gpio0/read_data[12]}} {{gpio0/read_data_reg[13]} {{constant 0}} {gpio0/read_data[13]}} {{gpio0/read_data_reg[14]} {{constant 0}} {gpio0/read_data[14]}} {{gpio0/read_data_reg[15]} {{constant 0}} {gpio0/read_data[15]}} {{gpio0/read_data_reg[16]} {{constant 0}} {gpio0/read_data[16]}} {{gpio0/read_data_reg[17]} {{constant 0}} {gpio0/read_data[17]}} {{gpio0/read_data_reg[18]} {{constant 0}} {gpio0/read_data[18]}} {{gpio0/read_data_reg[19]} {{constant 0}} {gpio0/read_data[19]}} {{gpio0/read_data_reg[20]} {{constant 0}} {gpio0/read_data[20]}} {{gpio0/read_data_reg[21]} {{constant 0}} {gpio0/read_data[21]}} {{gpio0/read_data_reg[22]} {{constant 0}} {gpio0/read_data[22]}} {{gpio0/read_data_reg[23]} {{constant 0}} {gpio0/read_data[23]}} {{gpio0/read_data_reg[24]} {{constant 0}} {gpio0/read_data[24]}} {{gpio0/read_data_reg[25]} {{constant 0}} {gpio0/read_data[25]}} {{gpio0/read_data_reg[26]} {{constant 0}} {gpio0/read_data[26]}} {{gpio0/read_data_reg[27]} {{constant 0}} {gpio0/read_data[27]}} {{gpio0/read_data_reg[28]} {{constant 0}} {gpio0/read_data[28]}} {{gpio0/read_data_reg[29]} {{constant 0}} {gpio0/read_data[29]}} {{gpio0/read_data_reg[30]} {{constant 0}} {gpio0/read_data[30]}} {{gpio0/read_data_reg[31]} {{constant 0}} {gpio0/read_data[31]}} {{gpio1/read_data_reg[8]} {{constant 0}} {gpio1/read_data[8]}} {{gpio1/read_data_reg[9]} {{constant 0}} {gpio1/read_data[9]}} {{gpio1/read_data_reg[10]} {{constant 0}} {gpio1/read_data[10]}} {{gpio1/read_data_reg[11]} {{constant 0}} {gpio1/read_data[11]}} {{gpio1/read_data_reg[12]} {{constant 0}} {gpio1/read_data[12]}} {{gpio1/read_data_reg[13]} {{constant 0}} {gpio1/read_data[13]}} {{gpio1/read_data_reg[14]} {{constant 0}} {gpio1/read_data[14]}} {{gpio1/read_data_reg[15]} {{constant 0}} {gpio1/read_data[15]}} {{gpio1/read_data_reg[16]} {{constant 0}} {gpio1/read_data[16]}} {{gpio1/read_data_reg[17]} {{constant 0}} {gpio1/read_data[17]}} {{gpio1/read_data_reg[18]} {{constant 0}} {gpio1/read_data[18]}} {{gpio1/read_data_reg[19]} {{constant 0}} {gpio1/read_data[19]}} {{gpio1/read_data_reg[20]} {{constant 0}} {gpio1/read_data[20]}} {{gpio1/read_data_reg[21]} {{constant 0}} {gpio1/read_data[21]}} {{gpio1/read_data_reg[22]} {{constant 0}} {gpio1/read_data[22]}} {{gpio1/read_data_reg[23]} {{constant 0}} {gpio1/read_data[23]}} {{gpio1/read_data_reg[24]} {{constant 0}} {gpio1/read_data[24]}} {{gpio1/read_data_reg[25]} {{constant 0}} {gpio1/read_data[25]}} {{gpio1/read_data_reg[26]} {{constant 0}} {gpio1/read_data[26]}} {{gpio1/read_data_reg[27]} {{constant 0}} {gpio1/read_data[27]}} {{gpio1/read_data_reg[28]} {{constant 0}} {gpio1/read_data[28]}} {{gpio1/read_data_reg[29]} {{constant 0}} {gpio1/read_data[29]}} {{gpio1/read_data_reg[30]} {{constant 0}} {gpio1/read_data[30]}} {{gpio1/read_data_reg[31]} {{constant 0}} {gpio1/read_data[31]}} {{npu0/NPUCR_reg[16]} {{constant 0}} {npu0/NPUCR[16]}} {{afe0/read_data_reg[24]} {{constant 0}} {afe0/read_data[24]}} {{afe0/read_data_reg[25]} {{constant 0}} {afe0/read_data[25]}} {{afe0/read_data_reg[26]} {{constant 0}} {afe0/read_data[26]}} {{afe0/read_data_reg[27]} {{constant 0}} {afe0/read_data[27]}} {{afe0/read_data_reg[28]} {{constant 0}} {afe0/read_data[28]}} {{afe0/read_data_reg[29]} {{constant 0}} {afe0/read_data[29]}} {{afe0/read_data_reg[30]} {{constant 0}} {afe0/read_data[30]}} {{afe0/read_data_reg[31]} {{constant 0}} {afe0/read_data[31]}} {{saradc0/read_data_reg[10]} {{constant 0}} {saradc0/read_data[10]}} {{saradc0/read_data_reg[11]} {{constant 0}} {saradc0/read_data[11]}} {{saradc0/read_data_reg[12]} {{constant 0}} {saradc0/read_data[12]}} {{saradc0/read_data_reg[13]} {{constant 0}} {saradc0/read_data[13]}} {{saradc0/read_data_reg[14]} {{constant 0}} {saradc0/read_data[14]}} {{saradc0/read_data_reg[15]} {{constant 0}} {saradc0/read_data[15]}} {{saradc0/read_data_reg[16]} {{constant 0}} {saradc0/read_data[16]}} {{saradc0/read_data_reg[17]} {{constant 0}} {saradc0/read_data[17]}} {{saradc0/read_data_reg[18]} {{constant 0}} {saradc0/read_data[18]}} {{saradc0/read_data_reg[19]} {{constant 0}} {saradc0/read_data[19]}} {{saradc0/read_data_reg[20]} {{constant 0}} {saradc0/read_data[20]}} {{saradc0/read_data_reg[21]} {{constant 0}} {saradc0/read_data[21]}} {{saradc0/read_data_reg[22]} {{constant 0}} {saradc0/read_data[22]}} {{saradc0/read_data_reg[23]} {{constant 0}} {saradc0/read_data[23]}} {{saradc0/read_data_reg[24]} {{constant 0}} {saradc0/read_data[24]}} {{saradc0/read_data_reg[25]} {{constant 0}} {saradc0/read_data[25]}} {{saradc0/read_data_reg[26]} {{constant 0}} {saradc0/read_data[26]}} {{saradc0/read_data_reg[27]} {{constant 0}} {saradc0/read_data[27]}} {{saradc0/read_data_reg[28]} {{constant 0}} {saradc0/read_data[28]}} {{saradc0/read_data_reg[29]} {{constant 0}} {saradc0/read_data[29]}} {{saradc0/read_data_reg[30]} {{constant 0}} {saradc0/read_data[30]}} {{saradc0/read_data_reg[31]} {{constant 0}} {saradc0/read_data[31]}} {{uart1/read_data_reg[12]} {{constant 0}} {uart1/read_data[12]}} {{uart0/read_data_reg[12]} {{constant 0}} {uart0/read_data[12]}} {{uart1/read_data_reg[13]} {{constant 0}} {uart1/read_data[13]}} {{uart0/read_data_reg[13]} {{constant 0}} {uart0/read_data[13]}} {{uart1/read_data_reg[14]} {{constant 0}} {uart1/read_data[14]}} {{uart0/read_data_reg[14]} {{constant 0}} {uart0/read_data[14]}} {{uart1/read_data_reg[15]} {{constant 0}} {uart1/read_data[15]}} {{uart0/read_data_reg[15]} {{constant 0}} {uart0/read_data[15]}} {{uart1/read_data_reg[16]} {{constant 0}} {uart1/read_data[16]}} {{uart0/read_data_reg[16]} {{constant 0}} {uart0/read_data[16]}} {{uart1/read_data_reg[17]} {{constant 0}} {uart1/read_data[17]}} {{uart0/read_data_reg[17]} {{constant 0}} {uart0/read_data[17]}} {{uart1/read_data_reg[18]} {{constant 0}} {uart1/read_data[18]}} {{uart0/read_data_reg[18]} {{constant 0}} {uart0/read_data[18]}} {{uart1/read_data_reg[19]} {{constant 0}} {uart1/read_data[19]}} {{uart0/read_data_reg[19]} {{constant 0}} {uart0/read_data[19]}} {{uart1/read_data_reg[20]} {{constant 0}} {uart1/read_data[20]}} {{uart0/read_data_reg[20]} {{constant 0}} {uart0/read_data[20]}} {{uart1/read_data_reg[21]} {{constant 0}} {uart1/read_data[21]}} {{uart0/read_data_reg[21]} {{constant 0}} {uart0/read_data[21]}} {{uart1/read_data_reg[22]} {{constant 0}} {uart1/read_data[22]}} {{uart0/read_data_reg[22]} {{constant 0}} {uart0/read_data[22]}} {{uart1/read_data_reg[23]} {{constant 0}} {uart1/read_data[23]}} {{uart0/read_data_reg[23]} {{constant 0}} {uart0/read_data[23]}} {{uart1/read_data_reg[24]} {{constant 0}} {uart1/read_data[24]}} {{uart0/read_data_reg[24]} {{constant 0}} {uart0/read_data[24]}} {{uart1/read_data_reg[25]} {{constant 0}} {uart1/read_data[25]}} {{uart0/read_data_reg[25]} {{constant 0}} {uart0/read_data[25]}} {{uart1/read_data_reg[26]} {{constant 0}} {uart1/read_data[26]}} {{uart0/read_data_reg[26]} {{constant 0}} {uart0/read_data[26]}} {{uart1/read_data_reg[27]} {{constant 0}} {uart1/read_data[27]}} {{uart0/read_data_reg[27]} {{constant 0}} {uart0/read_data[27]}} {{uart1/read_data_reg[28]} {{constant 0}} {uart1/read_data[28]}} {{uart0/read_data_reg[28]} {{constant 0}} {uart0/read_data[28]}} {{uart1/read_data_reg[29]} {{constant 0}} {uart1/read_data[29]}} {{uart0/read_data_reg[29]} {{constant 0}} {uart0/read_data[29]}} {{uart1/read_data_reg[30]} {{constant 0}} {uart1/read_data[30]}} {{uart0/read_data_reg[30]} {{constant 0}} {uart0/read_data[30]}} {{uart1/read_data_reg[31]} {{constant 0}} {uart1/read_data[31]}} {{uart0/read_data_reg[31]} {{constant 0}} {uart0/read_data[31]}} {i2c1/I2CSTR_reg {{constant 0}} i2c1/I2CSTR} {i2c0/I2CSTR_reg {{constant 0}} i2c0/I2CSTR} {i2c1/StartSlaveRX_reg {{constant 0}} i2c1/StartSlaveRX} {i2c0/StartSlaveRX_reg {{constant 0}} i2c0/StartSlaveRX} {i2c1/ClearStartSlaveRX_reg {{constant 0}} i2c1/ClearStartSlaveRX} {i2c0/ClearStartSlaveRX_reg {{constant 0}} i2c0/ClearStartSlaveRX} {i2c1/I2CSPR_reg {{constant 0}} i2c1/I2CSPR} {i2c0/I2CSPR_reg {{constant 0}} i2c0/I2CSPR} {i2c1/I2CMNR_reg {{constant 0}} i2c1/I2CMNR} {i2c0/I2CMNR_reg {{constant 0}} i2c0/I2CMNR} {i2c1/I2CMARB_reg {{constant 0}} i2c1/I2CMARB} {i2c0/I2CMARB_reg {{constant 0}} i2c0/I2CMARB} {i2c1/SDA_LAT_reg {{constant 0}} i2c1/SDA_LAT} {i2c0/SDA_LAT_reg {{constant 0}} i2c0/SDA_LAT} {{i2c1/I2CxSRX_reg[0]} {{constant 0}} {i2c1/I2CxSRX[0]}} {{i2c0/I2CxSRX_reg[0]} {{constant 0}} {i2c0/I2CxSRX[0]}} {{i2c1/I2CxSRX_reg[1]} {{constant 0}} {i2c1/I2CxSRX[1]}} {{i2c0/I2CxSRX_reg[1]} {{constant 0}} {i2c0/I2CxSRX[1]}} {{i2c1/I2CxSRX_reg[2]} {{constant 0}} {i2c1/I2CxSRX[2]}} {{i2c0/I2CxSRX_reg[2]} {{constant 0}} {i2c0/I2CxSRX[2]}} {{i2c1/I2CxSRX_reg[3]} {{constant 0}} {i2c1/I2CxSRX[3]}} {{i2c0/I2CxSRX_reg[3]} {{constant 0}} {i2c0/I2CxSRX[3]}} {{i2c1/I2CxSRX_reg[4]} {{constant 0}} {i2c1/I2CxSRX[4]}} {{i2c0/I2CxSRX_reg[4]} {{constant 0}} {i2c0/I2CxSRX[4]}} {{i2c1/I2CxSRX_reg[5]} {{constant 0}} {i2c1/I2CxSRX[5]}} {{i2c0/I2CxSRX_reg[5]} {{constant 0}} {i2c0/I2CxSRX[5]}} {{i2c1/I2CxSRX_reg[6]} {{constant 0}} {i2c1/I2CxSRX[6]}} {{i2c0/I2CxSRX_reg[6]} {{constant 0}} {i2c0/I2CxSRX[6]}} {{i2c1/I2CxSRX_reg[7]} {{constant 0}} {i2c1/I2CxSRX[7]}} {{i2c0/I2CxSRX_reg[7]} {{constant 0}} {i2c0/I2CxSRX[7]}} {i2c1/I2CSXC_reg {{constant 0}} i2c1/I2CSXC} {i2c0/I2CSXC_reg {{constant 0}} i2c0/I2CSXC} {i2c1/I2CSNR_reg {{constant 0}} i2c1/I2CSNR} {i2c0/I2CSNR_reg {{constant 0}} i2c0/I2CSNR} {i2c1/I2CSOVF_reg {{constant 0}} i2c1/I2CSOVF} {i2c0/I2CSOVF_reg {{constant 0}} i2c0/I2CSOVF} {i2c1/I2CSTXE_reg {{constant 0}} i2c1/I2CSTXE} {i2c0/I2CSTXE_reg {{constant 0}} i2c0/I2CSTXE} {i2c1/I2CSA_reg {{constant 0}} i2c1/I2CSA} {i2c0/I2CSA_reg {{constant 0}} i2c0/I2CSA} {i2c1/I2CSTM_reg {{constant 0}} i2c1/I2CSTM} {i2c0/I2CSTM_reg {{constant 0}} i2c0/I2CSTM} {i2c1/SlaveFsmSDA_reg {{constant 1}} i2c1/SlaveFsmSDA} {i2c0/SlaveFsmSDA_reg {{constant 1}} i2c0/SlaveFsmSDA} {{i2c1/SlaveState_reg[0]} {{constant 0}} {i2c1/SlaveState[0]}} {{i2c0/SlaveState_reg[0]} {{constant 0}} {i2c0/SlaveState[0]}} {{i2c1/SlaveState_reg[1]} {{constant 0}} {i2c1/SlaveState[1]}} {{i2c0/SlaveState_reg[1]} {{constant 0}} {i2c0/SlaveState[1]}} {{i2c1/SlaveState_reg[2]} {{constant 0}} {i2c1/SlaveState[2]}} {{i2c0/SlaveState_reg[2]} {{constant 0}} {i2c0/SlaveState[2]}} {{i2c1/SlaveBit_reg[0]} {{constant 1}} {i2c1/SlaveBit[0]}} {{i2c0/SlaveBit_reg[0]} {{constant 1}} {i2c0/SlaveBit[0]}} {{i2c1/SlaveBit_reg[1]} {{constant 1}} {i2c1/SlaveBit[1]}} {{i2c0/SlaveBit_reg[1]} {{constant 1}} {i2c0/SlaveBit[1]}} {{i2c1/SlaveBit_reg[2]} {{constant 1}} {i2c1/SlaveBit[2]}} {{i2c0/SlaveBit_reg[2]} {{constant 1}} {i2c0/SlaveBit[2]}} {{i2c1/SlaveData_reg[0]} {{constant 0}} {i2c1/SlaveData[0]}} {{i2c0/SlaveData_reg[0]} {{constant 0}} {i2c0/SlaveData[0]}} {{i2c1/SlaveData_reg[1]} {{constant 0}} {i2c1/SlaveData[1]}} {{i2c0/SlaveData_reg[1]} {{constant 0}} {i2c0/SlaveData[1]}} {{i2c1/SlaveData_reg[2]} {{constant 0}} {i2c1/SlaveData[2]}} {{i2c0/SlaveData_reg[2]} {{constant 0}} {i2c0/SlaveData[2]}} {{i2c1/SlaveData_reg[3]} {{constant 0}} {i2c1/SlaveData[3]}} {{i2c0/SlaveData_reg[3]} {{constant 0}} {i2c0/SlaveData[3]}} {{i2c1/SlaveData_reg[4]} {{constant 0}} {i2c1/SlaveData[4]}} {{i2c0/SlaveData_reg[4]} {{constant 0}} {i2c0/SlaveData[4]}} {{i2c1/SlaveData_reg[5]} {{constant 0}} {i2c1/SlaveData[5]}} {{i2c0/SlaveData_reg[5]} {{constant 0}} {i2c0/SlaveData[5]}} {{i2c1/SlaveData_reg[6]} {{constant 0}} {i2c1/SlaveData[6]}} {{i2c0/SlaveData_reg[6]} {{constant 0}} {i2c0/SlaveData[6]}} {{i2c1/SlaveData_reg[7]} {{constant 0}} {i2c1/SlaveData[7]}} {{i2c0/SlaveData_reg[7]} {{constant 0}} {i2c0/SlaveData[7]}} {i2c1/SlaveJustAddressed_reg {{constant 0}} i2c1/SlaveJustAddressed} {i2c0/SlaveJustAddressed_reg {{constant 0}} i2c0/SlaveJustAddressed} {i2c1/ClearI2CSC_reg {{constant 1}} i2c1/ClearI2CSC} {i2c0/ClearI2CSC_reg {{constant 1}} i2c0/ClearI2CSC} {i2c1/I2CBS_reg {{constant 0}} i2c1/I2CBS} {i2c0/I2CBS_reg {{constant 0}} i2c0/I2CBS} {i2c1/I2CSC_reg {{constant 0}} i2c1/I2CSC} {i2c0/I2CSC_reg {{constant 0}} i2c0/I2CSC} {{gpio3/read_data_reg[8]} {{constant 0}} {gpio3/read_data[8]}} {{gpio3/read_data_reg[9]} {{constant 0}} {gpio3/read_data[9]}} {{gpio3/read_data_reg[10]} {{constant 0}} {gpio3/read_data[10]}} {{gpio3/read_data_reg[11]} {{constant 0}} {gpio3/read_data[11]}} {{gpio3/read_data_reg[12]} {{constant 0}} {gpio3/read_data[12]}} {{gpio3/read_data_reg[13]} {{constant 0}} {gpio3/read_data[13]}} {{gpio3/read_data_reg[14]} {{constant 0}} {gpio3/read_data[14]}} {{gpio3/read_data_reg[15]} {{constant 0}} {gpio3/read_data[15]}} {{gpio3/read_data_reg[16]} {{constant 0}} {gpio3/read_data[16]}} {{gpio3/read_data_reg[17]} {{constant 0}} {gpio3/read_data[17]}} {{gpio3/read_data_reg[18]} {{constant 0}} {gpio3/read_data[18]}} {{gpio3/read_data_reg[19]} {{constant 0}} {gpio3/read_data[19]}} {{gpio3/read_data_reg[20]} {{constant 0}} {gpio3/read_data[20]}} {{gpio3/read_data_reg[21]} {{constant 0}} {gpio3/read_data[21]}} {{gpio3/read_data_reg[22]} {{constant 0}} {gpio3/read_data[22]}} {{gpio3/read_data_reg[23]} {{constant 0}} {gpio3/read_data[23]}} {{gpio3/read_data_reg[24]} {{constant 0}} {gpio3/read_data[24]}} {{gpio3/read_data_reg[25]} {{constant 0}} {gpio3/read_data[25]}} {{gpio3/read_data_reg[26]} {{constant 0}} {gpio3/read_data[26]}} {{gpio3/read_data_reg[27]} {{constant 0}} {gpio3/read_data[27]}} {{gpio3/read_data_reg[28]} {{constant 0}} {gpio3/read_data[28]}} {{gpio3/read_data_reg[29]} {{constant 0}} {gpio3/read_data[29]}} {{gpio3/read_data_reg[30]} {{constant 0}} {gpio3/read_data[30]}} {{gpio3/read_data_reg[31]} {{constant 0}} {gpio3/read_data[31]}} {{gpio2/read_data_reg[8]} {{constant 0}} {gpio2/read_data[8]}} {{gpio2/read_data_reg[9]} {{constant 0}} {gpio2/read_data[9]}} {{gpio2/read_data_reg[10]} {{constant 0}} {gpio2/read_data[10]}} {{gpio2/read_data_reg[11]} {{constant 0}} {gpio2/read_data[11]}} {{gpio2/read_data_reg[12]} {{constant 0}} {gpio2/read_data[12]}} {{gpio2/read_data_reg[13]} {{constant 0}} {gpio2/read_data[13]}} {{gpio2/read_data_reg[14]} {{constant 0}} {gpio2/read_data[14]}} {{gpio2/read_data_reg[15]} {{constant 0}} {gpio2/read_data[15]}} {{gpio2/read_data_reg[16]} {{constant 0}} {gpio2/read_data[16]}} {{gpio2/read_data_reg[17]} {{constant 0}} {gpio2/read_data[17]}} {{gpio2/read_data_reg[18]} {{constant 0}} {gpio2/read_data[18]}} {{gpio2/read_data_reg[19]} {{constant 0}} {gpio2/read_data[19]}} {{gpio2/read_data_reg[20]} {{constant 0}} {gpio2/read_data[20]}} {{gpio2/read_data_reg[21]} {{constant 0}} {gpio2/read_data[21]}} {{gpio2/read_data_reg[22]} {{constant 0}} {gpio2/read_data[22]}} {{gpio2/read_data_reg[23]} {{constant 0}} {gpio2/read_data[23]}} {{gpio2/read_data_reg[24]} {{constant 0}} {gpio2/read_data[24]}} {{gpio2/read_data_reg[25]} {{constant 0}} {gpio2/read_data[25]}} {{gpio2/read_data_reg[26]} {{constant 0}} {gpio2/read_data[26]}} {{gpio2/read_data_reg[27]} {{constant 0}} {gpio2/read_data[27]}} {{gpio2/read_data_reg[28]} {{constant 0}} {gpio2/read_data[28]}} {{gpio2/read_data_reg[29]} {{constant 0}} {gpio2/read_data[29]}} {{gpio2/read_data_reg[30]} {{constant 0}} {gpio2/read_data[30]}} {{gpio2/read_data_reg[31]} {{constant 0}} {gpio2/read_data[31]}} {{timer0/clk_mux/MuxGen[2].OtherSlice.SYNCDFF0} {{constant 0}} {timer0/clk_mux/MuxGen[2].OtherSlice.SYNCDFF0}} {{timer1/clk_mux/MuxGen[2].OtherSlice.SYNCDFF0} {{constant 0}} {timer1/clk_mux/MuxGen[2].OtherSlice.SYNCDFF0}} {{timer0/clk_mux/MuxGen[2].OtherSlice.SYNCDFF1} {{constant 0}} {timer0/clk_mux/MuxGen[2].OtherSlice.SYNCDFF1}} {{timer1/clk_mux/MuxGen[2].OtherSlice.SYNCDFF1} {{constant 0}} {timer1/clk_mux/MuxGen[2].OtherSlice.SYNCDFF1}} {{timer0/clk_mux/MuxGen[2].OtherSlice.DLYDFF0} {{constant 0}} {timer0/clk_mux/MuxGen[2].OtherSlice.DLYDFF0}} {{timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0} {{constant 0}} {timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0}} {{timer0/clk_mux/MuxGen[3].OtherSlice.SYNCDFF0} {{constant 0}} {timer0/clk_mux/MuxGen[3].OtherSlice.SYNCDFF0}} {{timer1/clk_mux/MuxGen[3].OtherSlice.SYNCDFF0} {{constant 0}} {timer1/clk_mux/MuxGen[3].OtherSlice.SYNCDFF0}} {{timer0/clk_mux/MuxGen[3].OtherSlice.SYNCDFF1} {{constant 0}} {timer0/clk_mux/MuxGen[3].OtherSlice.SYNCDFF1}} {{timer1/clk_mux/MuxGen[3].OtherSlice.SYNCDFF1} {{constant 0}} {timer1/clk_mux/MuxGen[3].OtherSlice.SYNCDFF1}} {{timer0/clk_mux/MuxGen[3].OtherSlice.DLYDFF0} {{constant 0}} {timer0/clk_mux/MuxGen[3].OtherSlice.DLYDFF0}} {{timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0} {{constant 0}} {timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0}} {i2c0/ClearI2CMARB_reg unloaded i2c0/ClearI2CMARB} {i2c0/ClearI2CMNR_reg unloaded i2c0/ClearI2CMNR} {i2c0/ClearI2CSA_reg unloaded i2c0/ClearI2CSA} {i2c0/ClearI2CSNR_reg unloaded i2c0/ClearI2CSNR} {i2c0/ClearI2CSOVF_reg unloaded i2c0/ClearI2CSOVF} {i2c0/ClearI2CSPR_reg unloaded i2c0/ClearI2CSPR} {i2c0/ClearI2CSTR_reg unloaded i2c0/ClearI2CSTR} {i2c0/ClearI2CSTXE_reg unloaded i2c0/ClearI2CSTXE} {i2c0/ClearI2CSXC_reg unloaded i2c0/ClearI2CSXC} {i2c1/ClearI2CMARB_reg unloaded i2c1/ClearI2CMARB} {i2c1/ClearI2CMNR_reg unloaded i2c1/ClearI2CMNR} {i2c1/ClearI2CSA_reg unloaded i2c1/ClearI2CSA} {i2c1/ClearI2CSNR_reg unloaded i2c1/ClearI2CSNR} {i2c1/ClearI2CSOVF_reg unloaded i2c1/ClearI2CSOVF} {i2c1/ClearI2CSPR_reg unloaded i2c1/ClearI2CSPR} {i2c1/ClearI2CSTR_reg unloaded i2c1/ClearI2CSTR} {i2c1/ClearI2CSTXE_reg unloaded i2c1/ClearI2CSTXE} {i2c1/ClearI2CSXC_reg unloaded i2c1/ClearI2CSXC} {{adddec0/mab_out_reg[2]} {{merged with adddec0/addr_periph_reg[2]}} {adddec0/mab_out[2]} {adddec0/addr_periph[2]}} {{adddec0/mab_out_reg[3]} {{merged with adddec0/addr_periph_reg[3]}} {adddec0/mab_out[3]} {adddec0/addr_periph[3]}} {{adddec0/mab_out_reg[4]} {{merged with adddec0/addr_periph_reg[4]}} {adddec0/mab_out[4]} {adddec0/addr_periph[4]}} {{adddec0/mab_out_reg[5]} {{merged with adddec0/addr_periph_reg[5]}} {adddec0/mab_out[5]} {adddec0/addr_periph[5]}} {{adddec0/mab_out_reg[6]} {{merged with adddec0/addr_periph_reg[6]}} {adddec0/mab_out[6]} {adddec0/addr_periph[6]}} {{adddec0/mab_out_reg[7]} {{merged with adddec0/addr_periph_reg[7]}} {adddec0/mab_out[7]} {adddec0/addr_periph[7]}} {{i2c0/I2CxSRLat_reg[1]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[1]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[3]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[3]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[5]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[5]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[8]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[8]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[9]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[9]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[10]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[10]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[11]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[11]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[12]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[12]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[13]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[13]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRLat_reg[15]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRLat[15]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRXLat_reg[0]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRXLat[0]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRXLat_reg[1]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRXLat[1]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRXLat_reg[2]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRXLat[2]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRXLat_reg[3]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRXLat[3]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRXLat_reg[4]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRXLat[4]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRXLat_reg[5]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRXLat[5]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRXLat_reg[6]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRXLat[6]} {i2c0/I2CxSRLat[0]}} {{i2c0/I2CxSRXLat_reg[7]} {{merged with i2c0/I2CxSRLat_reg[0]}} {i2c0/I2CxSRXLat[7]} {i2c0/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[1]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[1]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[3]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[3]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[5]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[5]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[8]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[8]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[9]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[9]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[10]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[10]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[11]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[11]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[12]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[12]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[13]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[13]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[15]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRLat[15]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRXLat_reg[0]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRXLat[0]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRXLat_reg[1]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRXLat[1]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRXLat_reg[2]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRXLat[2]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRXLat_reg[3]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRXLat[3]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRXLat_reg[4]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRXLat[4]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRXLat_reg[5]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRXLat[5]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRXLat_reg[6]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRXLat[6]} {i2c1/I2CxSRLat[0]}} {{i2c1/I2CxSRXLat_reg[7]} {{merged with i2c1/I2CxSRLat_reg[0]}} {i2c1/I2CxSRXLat[7]} {i2c1/I2CxSRLat[0]}} {{core/datapath_inst/rf/registers_reg[0][31]} {{constant 0}} {core/datapath_inst/rf/registers[0][31]}} {{core/datapath_inst/rf/registers_reg[0][30]} {{constant 0}} {core/datapath_inst/rf/registers[0][30]}} {{core/datapath_inst/rf/registers_reg[0][29]} {{constant 0}} {core/datapath_inst/rf/registers[0][29]}} {{core/datapath_inst/rf/registers_reg[0][28]} {{constant 0}} {core/datapath_inst/rf/registers[0][28]}} {{core/datapath_inst/rf/registers_reg[0][27]} {{constant 0}} {core/datapath_inst/rf/registers[0][27]}} {{core/datapath_inst/rf/registers_reg[0][26]} {{constant 0}} {core/datapath_inst/rf/registers[0][26]}} {{core/datapath_inst/rf/registers_reg[0][25]} {{constant 0}} {core/datapath_inst/rf/registers[0][25]}} {{core/datapath_inst/rf/registers_reg[0][24]} {{constant 0}} {core/datapath_inst/rf/registers[0][24]}} {{core/datapath_inst/rf/registers_reg[0][23]} {{constant 0}} {core/datapath_inst/rf/registers[0][23]}} {{core/datapath_inst/rf/registers_reg[0][22]} {{constant 0}} {core/datapath_inst/rf/registers[0][22]}} {{core/datapath_inst/rf/registers_reg[0][21]} {{constant 0}} {core/datapath_inst/rf/registers[0][21]}} {{core/datapath_inst/rf/registers_reg[0][20]} {{constant 0}} {core/datapath_inst/rf/registers[0][20]}} {{core/datapath_inst/rf/registers_reg[0][19]} {{constant 0}} {core/datapath_inst/rf/registers[0][19]}} {{core/datapath_inst/rf/registers_reg[0][18]} {{constant 0}} {core/datapath_inst/rf/registers[0][18]}} {{core/datapath_inst/rf/registers_reg[0][17]} {{constant 0}} {core/datapath_inst/rf/registers[0][17]}} {{core/datapath_inst/rf/registers_reg[0][16]} {{constant 0}} {core/datapath_inst/rf/registers[0][16]}} {{core/datapath_inst/rf/registers_reg[0][15]} {{constant 0}} {core/datapath_inst/rf/registers[0][15]}} {{core/datapath_inst/rf/registers_reg[0][14]} {{constant 0}} {core/datapath_inst/rf/registers[0][14]}} {{core/datapath_inst/rf/registers_reg[0][13]} {{constant 0}} {core/datapath_inst/rf/registers[0][13]}} {{core/datapath_inst/rf/registers_reg[0][12]} {{constant 0}} {core/datapath_inst/rf/registers[0][12]}} {{core/datapath_inst/rf/registers_reg[0][11]} {{constant 0}} {core/datapath_inst/rf/registers[0][11]}} {{core/datapath_inst/rf/registers_reg[0][10]} {{constant 0}} {core/datapath_inst/rf/registers[0][10]}} {{core/datapath_inst/rf/registers_reg[0][9]} {{constant 0}} {core/datapath_inst/rf/registers[0][9]}} {{core/datapath_inst/rf/registers_reg[0][8]} {{constant 0}} {core/datapath_inst/rf/registers[0][8]}} {{core/datapath_inst/rf/registers_reg[0][7]} {{constant 0}} {core/datapath_inst/rf/registers[0][7]}} {{core/datapath_inst/rf/registers_reg[0][6]} {{constant 0}} {core/datapath_inst/rf/registers[0][6]}} {{core/datapath_inst/rf/registers_reg[0][5]} {{constant 0}} {core/datapath_inst/rf/registers[0][5]}} {{core/datapath_inst/rf/registers_reg[0][4]} {{constant 0}} {core/datapath_inst/rf/registers[0][4]}} {{core/datapath_inst/rf/registers_reg[0][3]} {{constant 0}} {core/datapath_inst/rf/registers[0][3]}} {{core/datapath_inst/rf/registers_reg[0][2]} {{constant 0}} {core/datapath_inst/rf/registers[0][2]}} {{core/datapath_inst/rf/registers_reg[0][1]} {{constant 0}} {core/datapath_inst/rf/registers[0][1]}} {{core/datapath_inst/rf/registers_reg[0][0]} {{constant 0}} {core/datapath_inst/rf/registers[0][0]}} {system0/wdt_trigger_reg {{constant 0}} system0/wdt_trigger} {system0/wdt_if_reg {{constant 0}} system0/wdt_if} {system0/wdt_interrupt_ret_reg {{constant 0}} system0/wdt_interrupt_ret} {{i2c0/I2CxSRLat_reg[0]} {{constant 1}} {i2c0/I2CxSRLat[0]}} {{i2c1/I2CxSRLat_reg[0]} {{constant 1}} {i2c1/I2CxSRLat[0]}} {system0/wdt_rf_reg {{constant 0}} system0/wdt_rf} {system0/clr_wdt_if_reg unloaded system0/clr_wdt_if} {system0/clr_wdt_rf_reg unloaded system0/clr_wdt_rf} {{core/datapath_inst/mainalu/divider/cnt_reg[5]} {{constant 0}} {core/datapath_inst/mainalu/divider/cnt[5]}}}
set_db -quiet design:MCU .max_transition 500.0
set_db -quiet design:MCU .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 691679} {cell_count 60256} {utilization  0.00} {runtime 364 400 381 424} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 658375} {cell_count 65239} {utilization  0.00} {runtime 85 532 36 507} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 658057} {cell_count 65124} {utilization  0.00} {runtime 35 586 31 553} }{reify {wns 3255} {tns 0} {vep 0} {area 446910} {cell_count 28319} {utilization  0.00} {runtime 123 709 33 587} }{global_incr_map {wns 3086} {tns 0} {vep 0} {area 445300} {cell_count 27813} {utilization  0.00} {runtime 18 727 20 607} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 444827} {cell_count 27753} {utilization  0.00} {runtime 54 804 60 685} }}
set_db -quiet design:MCU .seq_mbci_coverage 0.0
set_db -quiet design:MCU .hdl_user_name MCU
set_db -quiet design:MCU .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/fixed_float_types_c.vhdl} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/fixed_pkg_c.vhdl} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/FPMac.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/FPSigmoid.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/TieLow.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/CRC16.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkDivPower2.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/GPIO.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/SPI.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/UART.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/I2C.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/TIMER.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/SYSTEM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/NPU.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/SARADC.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/AFE_FSM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/AFE.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/div.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/alu.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/extend.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/regfile_sbirq.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/irq_handler.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/loadext.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/store_ext.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/branch_valid.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/csr_unit.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/datapath.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/maindec.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/controller.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/c_dec.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/vesta.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/adddec.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MCU.vhd} {../hdl} {}}}
set_db -quiet design:MCU .seq_reason_deleted {{{i2c1/CGMaster/ClkStagesFF_reg[0]} unloaded} {{i2c0/CGMaster/ClkStagesFF_reg[0]} unloaded} {core/datapath_inst/mainalu/divider/N unloaded} {core/datapath_inst/mainalu/divider/D unloaded} {core/datapath_inst/mainalu/div_rq unloaded} {core/datapath_inst/amo_read_data_reg unloaded} {core/irq_handler_inst/prev_state unloaded} {core/irq_handler_inst/nesting_count unloaded} {core/c_dec_inst/funct6 unloaded} {core/amo_read_data unloaded} {core/data_addr_reg unloaded} {core/irq_save_int unloaded} {spi1/SPIxFOS unloaded} {timer1/timer_value_latched unloaded} {timer0/timer_value_latched unloaded} {afe0/adc_data_read unloaded} {afe0/clr_adc_ovf unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[0]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[1]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[2]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[3]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[4]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[5]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[6]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[7]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[8]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[9]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[10]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[11]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[12]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[13]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[14]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[15]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[16]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[17]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[18]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[19]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[20]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[21]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[22]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[23]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[24]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[25]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[26]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[27]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[28]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[29]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[30]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[31]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[32]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[33]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[34]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[35]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[36]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[37]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[38]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[39]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[40]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[41]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[42]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[43]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[44]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[45]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[46]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[47]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[48]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[49]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[50]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[51]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[52]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[53]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[54]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[55]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[56]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[57]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[58]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[59]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[60]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[61]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[62]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[63]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[64]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[65]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[66]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[67]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[68]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[69]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[70]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[71]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[72]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[73]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[74]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[75]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[76]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[77]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[78]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[79]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[80]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[81]} unloaded} {{core/irq_handler_inst/pending_irqs_reg_reg[82]} unloaded} {{adddec0/mab_out_reg[24]} unloaded} {{adddec0/mab_out_reg[25]} unloaded} {{adddec0/mab_out_reg[26]} unloaded} {{adddec0/mab_out_reg[27]} unloaded} {{adddec0/mab_out_reg[28]} unloaded} {{adddec0/mab_out_reg[29]} unloaded} {{adddec0/mab_out_reg[30]} unloaded} {{adddec0/mab_out_reg[31]} unloaded} {{gpio0/read_data_reg[8]} {{constant 0}}} {{gpio0/read_data_reg[9]} {{constant 0}}} {{gpio0/read_data_reg[10]} {{constant 0}}} {{gpio0/read_data_reg[11]} {{constant 0}}} {{gpio0/read_data_reg[12]} {{constant 0}}} {{gpio0/read_data_reg[13]} {{constant 0}}} {{gpio0/read_data_reg[14]} {{constant 0}}} {{gpio0/read_data_reg[15]} {{constant 0}}} {{gpio0/read_data_reg[16]} {{constant 0}}} {{gpio0/read_data_reg[17]} {{constant 0}}} {{gpio0/read_data_reg[18]} {{constant 0}}} {{gpio0/read_data_reg[19]} {{constant 0}}} {{gpio0/read_data_reg[20]} {{constant 0}}} {{gpio0/read_data_reg[21]} {{constant 0}}} {{gpio0/read_data_reg[22]} {{constant 0}}} {{gpio0/read_data_reg[23]} {{constant 0}}} {{gpio0/read_data_reg[24]} {{constant 0}}} {{gpio0/read_data_reg[25]} {{constant 0}}} {{gpio0/read_data_reg[26]} {{constant 0}}} {{gpio0/read_data_reg[27]} {{constant 0}}} {{gpio0/read_data_reg[28]} {{constant 0}}} {{gpio0/read_data_reg[29]} {{constant 0}}} {{gpio0/read_data_reg[30]} {{constant 0}}} {{gpio0/read_data_reg[31]} {{constant 0}}} {{gpio1/read_data_reg[8]} {{constant 0}}} {{gpio1/read_data_reg[9]} {{constant 0}}} {{gpio1/read_data_reg[10]} {{constant 0}}} {{gpio1/read_data_reg[11]} {{constant 0}}} {{gpio1/read_data_reg[12]} {{constant 0}}} {{gpio1/read_data_reg[13]} {{constant 0}}} {{gpio1/read_data_reg[14]} {{constant 0}}} {{gpio1/read_data_reg[15]} {{constant 0}}} {{gpio1/read_data_reg[16]} {{constant 0}}} {{gpio1/read_data_reg[17]} {{constant 0}}} {{gpio1/read_data_reg[18]} {{constant 0}}} {{gpio1/read_data_reg[19]} {{constant 0}}} {{gpio1/read_data_reg[20]} {{constant 0}}} {{gpio1/read_data_reg[21]} {{constant 0}}} {{gpio1/read_data_reg[22]} {{constant 0}}} {{gpio1/read_data_reg[23]} {{constant 0}}} {{gpio1/read_data_reg[24]} {{constant 0}}} {{gpio1/read_data_reg[25]} {{constant 0}}} {{gpio1/read_data_reg[26]} {{constant 0}}} {{gpio1/read_data_reg[27]} {{constant 0}}} {{gpio1/read_data_reg[28]} {{constant 0}}} {{gpio1/read_data_reg[29]} {{constant 0}}} {{gpio1/read_data_reg[30]} {{constant 0}}} {{gpio1/read_data_reg[31]} {{constant 0}}} {{npu0/NPUCR_reg[16]} {{constant 0}}} {{afe0/read_data_reg[24]} {{constant 0}}} {{afe0/read_data_reg[25]} {{constant 0}}} {{afe0/read_data_reg[26]} {{constant 0}}} {{afe0/read_data_reg[27]} {{constant 0}}} {{afe0/read_data_reg[28]} {{constant 0}}} {{afe0/read_data_reg[29]} {{constant 0}}} {{afe0/read_data_reg[30]} {{constant 0}}} {{afe0/read_data_reg[31]} {{constant 0}}} {{saradc0/read_data_reg[10]} {{constant 0}}} {{saradc0/read_data_reg[11]} {{constant 0}}} {{saradc0/read_data_reg[12]} {{constant 0}}} {{saradc0/read_data_reg[13]} {{constant 0}}} {{saradc0/read_data_reg[14]} {{constant 0}}} {{saradc0/read_data_reg[15]} {{constant 0}}} {{saradc0/read_data_reg[16]} {{constant 0}}} {{saradc0/read_data_reg[17]} {{constant 0}}} {{saradc0/read_data_reg[18]} {{constant 0}}} {{saradc0/read_data_reg[19]} {{constant 0}}} {{saradc0/read_data_reg[20]} {{constant 0}}} {{saradc0/read_data_reg[21]} {{constant 0}}} {{saradc0/read_data_reg[22]} {{constant 0}}} {{saradc0/read_data_reg[23]} {{constant 0}}} {{saradc0/read_data_reg[24]} {{constant 0}}} {{saradc0/read_data_reg[25]} {{constant 0}}} {{saradc0/read_data_reg[26]} {{constant 0}}} {{saradc0/read_data_reg[27]} {{constant 0}}} {{saradc0/read_data_reg[28]} {{constant 0}}} {{saradc0/read_data_reg[29]} {{constant 0}}} {{saradc0/read_data_reg[30]} {{constant 0}}} {{saradc0/read_data_reg[31]} {{constant 0}}} {{uart1/read_data_reg[12]} {{constant 0}}} {{uart0/read_data_reg[12]} {{constant 0}}} {{uart1/read_data_reg[13]} {{constant 0}}} {{uart0/read_data_reg[13]} {{constant 0}}} {{uart1/read_data_reg[14]} {{constant 0}}} {{uart0/read_data_reg[14]} {{constant 0}}} {{uart1/read_data_reg[15]} {{constant 0}}} {{uart0/read_data_reg[15]} {{constant 0}}} {{uart1/read_data_reg[16]} {{constant 0}}} {{uart0/read_data_reg[16]} {{constant 0}}} {{uart1/read_data_reg[17]} {{constant 0}}} {{uart0/read_data_reg[17]} {{constant 0}}} {{uart1/read_data_reg[18]} {{constant 0}}} {{uart0/read_data_reg[18]} {{constant 0}}} {{uart1/read_data_reg[19]} {{constant 0}}} {{uart0/read_data_reg[19]} {{constant 0}}} {{uart1/read_data_reg[20]} {{constant 0}}} {{uart0/read_data_reg[20]} {{constant 0}}} {{uart1/read_data_reg[21]} {{constant 0}}} {{uart0/read_data_reg[21]} {{constant 0}}} {{uart1/read_data_reg[22]} {{constant 0}}} {{uart0/read_data_reg[22]} {{constant 0}}} {{uart1/read_data_reg[23]} {{constant 0}}} {{uart0/read_data_reg[23]} {{constant 0}}} {{uart1/read_data_reg[24]} {{constant 0}}} {{uart0/read_data_reg[24]} {{constant 0}}} {{uart1/read_data_reg[25]} {{constant 0}}} {{uart0/read_data_reg[25]} {{constant 0}}} {{uart1/read_data_reg[26]} {{constant 0}}} {{uart0/read_data_reg[26]} {{constant 0}}} {{uart1/read_data_reg[27]} {{constant 0}}} {{uart0/read_data_reg[27]} {{constant 0}}} {{uart1/read_data_reg[28]} {{constant 0}}} {{uart0/read_data_reg[28]} {{constant 0}}} {{uart1/read_data_reg[29]} {{constant 0}}} {{uart0/read_data_reg[29]} {{constant 0}}} {{uart1/read_data_reg[30]} {{constant 0}}} {{uart0/read_data_reg[30]} {{constant 0}}} {{uart1/read_data_reg[31]} {{constant 0}}} {{uart0/read_data_reg[31]} {{constant 0}}} {i2c1/I2CSTR_reg {{constant 0}}} {i2c0/I2CSTR_reg {{constant 0}}} {i2c1/StartSlaveRX_reg {{constant 0}}} {i2c0/StartSlaveRX_reg {{constant 0}}} {i2c1/ClearStartSlaveRX_reg {{constant 0}}} {i2c0/ClearStartSlaveRX_reg {{constant 0}}} {i2c1/I2CSPR_reg {{constant 0}}} {i2c0/I2CSPR_reg {{constant 0}}} {i2c1/I2CMNR_reg {{constant 0}}} {i2c0/I2CMNR_reg {{constant 0}}} {i2c1/I2CMARB_reg {{constant 0}}} {i2c0/I2CMARB_reg {{constant 0}}} {i2c1/SDA_LAT_reg {{constant 0}}} {i2c0/SDA_LAT_reg {{constant 0}}} {{i2c1/I2CxSRX_reg[0]} {{constant 0}}} {{i2c0/I2CxSRX_reg[0]} {{constant 0}}} {{i2c1/I2CxSRX_reg[1]} {{constant 0}}} {{i2c0/I2CxSRX_reg[1]} {{constant 0}}} {{i2c1/I2CxSRX_reg[2]} {{constant 0}}} {{i2c0/I2CxSRX_reg[2]} {{constant 0}}} {{i2c1/I2CxSRX_reg[3]} {{constant 0}}} {{i2c0/I2CxSRX_reg[3]} {{constant 0}}} {{i2c1/I2CxSRX_reg[4]} {{constant 0}}} {{i2c0/I2CxSRX_reg[4]} {{constant 0}}} {{i2c1/I2CxSRX_reg[5]} {{constant 0}}} {{i2c0/I2CxSRX_reg[5]} {{constant 0}}} {{i2c1/I2CxSRX_reg[6]} {{constant 0}}} {{i2c0/I2CxSRX_reg[6]} {{constant 0}}} {{i2c1/I2CxSRX_reg[7]} {{constant 0}}} {{i2c0/I2CxSRX_reg[7]} {{constant 0}}} {i2c1/I2CSXC_reg {{constant 0}}} {i2c0/I2CSXC_reg {{constant 0}}} {i2c1/I2CSNR_reg {{constant 0}}} {i2c0/I2CSNR_reg {{constant 0}}} {i2c1/I2CSOVF_reg {{constant 0}}} {i2c0/I2CSOVF_reg {{constant 0}}} {i2c1/I2CSTXE_reg {{constant 0}}} {i2c0/I2CSTXE_reg {{constant 0}}} {i2c1/I2CSA_reg {{constant 0}}} {i2c0/I2CSA_reg {{constant 0}}} {i2c1/I2CSTM_reg {{constant 0}}} {i2c0/I2CSTM_reg {{constant 0}}} {i2c1/SlaveFsmSDA_reg {{constant 1}}} {i2c0/SlaveFsmSDA_reg {{constant 1}}} {{i2c1/SlaveState_reg[0]} {{constant 0}}} {{i2c0/SlaveState_reg[0]} {{constant 0}}} {{i2c1/SlaveState_reg[1]} {{constant 0}}} {{i2c0/SlaveState_reg[1]} {{constant 0}}} {{i2c1/SlaveState_reg[2]} {{constant 0}}} {{i2c0/SlaveState_reg[2]} {{constant 0}}} {{i2c1/SlaveBit_reg[0]} {{constant 1}}} {{i2c0/SlaveBit_reg[0]} {{constant 1}}} {{i2c1/SlaveBit_reg[1]} {{constant 1}}} {{i2c0/SlaveBit_reg[1]} {{constant 1}}} {{i2c1/SlaveBit_reg[2]} {{constant 1}}} {{i2c0/SlaveBit_reg[2]} {{constant 1}}} {{i2c1/SlaveData_reg[0]} {{constant 0}}} {{i2c0/SlaveData_reg[0]} {{constant 0}}} {{i2c1/SlaveData_reg[1]} {{constant 0}}} {{i2c0/SlaveData_reg[1]} {{constant 0}}} {{i2c1/SlaveData_reg[2]} {{constant 0}}} {{i2c0/SlaveData_reg[2]} {{constant 0}}} {{i2c1/SlaveData_reg[3]} {{constant 0}}} {{i2c0/SlaveData_reg[3]} {{constant 0}}} {{i2c1/SlaveData_reg[4]} {{constant 0}}} {{i2c0/SlaveData_reg[4]} {{constant 0}}} {{i2c1/SlaveData_reg[5]} {{constant 0}}} {{i2c0/SlaveData_reg[5]} {{constant 0}}} {{i2c1/SlaveData_reg[6]} {{constant 0}}} {{i2c0/SlaveData_reg[6]} {{constant 0}}} {{i2c1/SlaveData_reg[7]} {{constant 0}}} {{i2c0/SlaveData_reg[7]} {{constant 0}}} {i2c1/SlaveJustAddressed_reg {{constant 0}}} {i2c0/SlaveJustAddressed_reg {{constant 0}}} {i2c1/ClearI2CSC_reg {{constant 1}}} {i2c0/ClearI2CSC_reg {{constant 1}}} {i2c1/I2CBS_reg {{constant 0}}} {i2c0/I2CBS_reg {{constant 0}}} {i2c1/I2CSC_reg {{constant 0}}} {i2c0/I2CSC_reg {{constant 0}}} {{gpio3/read_data_reg[8]} {{constant 0}}} {{gpio3/read_data_reg[9]} {{constant 0}}} {{gpio3/read_data_reg[10]} {{constant 0}}} {{gpio3/read_data_reg[11]} {{constant 0}}} {{gpio3/read_data_reg[12]} {{constant 0}}} {{gpio3/read_data_reg[13]} {{constant 0}}} {{gpio3/read_data_reg[14]} {{constant 0}}} {{gpio3/read_data_reg[15]} {{constant 0}}} {{gpio3/read_data_reg[16]} {{constant 0}}} {{gpio3/read_data_reg[17]} {{constant 0}}} {{gpio3/read_data_reg[18]} {{constant 0}}} {{gpio3/read_data_reg[19]} {{constant 0}}} {{gpio3/read_data_reg[20]} {{constant 0}}} {{gpio3/read_data_reg[21]} {{constant 0}}} {{gpio3/read_data_reg[22]} {{constant 0}}} {{gpio3/read_data_reg[23]} {{constant 0}}} {{gpio3/read_data_reg[24]} {{constant 0}}} {{gpio3/read_data_reg[25]} {{constant 0}}} {{gpio3/read_data_reg[26]} {{constant 0}}} {{gpio3/read_data_reg[27]} {{constant 0}}} {{gpio3/read_data_reg[28]} {{constant 0}}} {{gpio3/read_data_reg[29]} {{constant 0}}} {{gpio3/read_data_reg[30]} {{constant 0}}} {{gpio3/read_data_reg[31]} {{constant 0}}} {{gpio2/read_data_reg[8]} {{constant 0}}} {{gpio2/read_data_reg[9]} {{constant 0}}} {{gpio2/read_data_reg[10]} {{constant 0}}} {{gpio2/read_data_reg[11]} {{constant 0}}} {{gpio2/read_data_reg[12]} {{constant 0}}} {{gpio2/read_data_reg[13]} {{constant 0}}} {{gpio2/read_data_reg[14]} {{constant 0}}} {{gpio2/read_data_reg[15]} {{constant 0}}} {{gpio2/read_data_reg[16]} {{constant 0}}} {{gpio2/read_data_reg[17]} {{constant 0}}} {{gpio2/read_data_reg[18]} {{constant 0}}} {{gpio2/read_data_reg[19]} {{constant 0}}} {{gpio2/read_data_reg[20]} {{constant 0}}} {{gpio2/read_data_reg[21]} {{constant 0}}} {{gpio2/read_data_reg[22]} {{constant 0}}} {{gpio2/read_data_reg[23]} {{constant 0}}} {{gpio2/read_data_reg[24]} {{constant 0}}} {{gpio2/read_data_reg[25]} {{constant 0}}} {{gpio2/read_data_reg[26]} {{constant 0}}} {{gpio2/read_data_reg[27]} {{constant 0}}} {{gpio2/read_data_reg[28]} {{constant 0}}} {{gpio2/read_data_reg[29]} {{constant 0}}} {{gpio2/read_data_reg[30]} {{constant 0}}} {{gpio2/read_data_reg[31]} {{constant 0}}} {{timer0/clk_mux/MuxGen[2].OtherSlice.SYNCDFF0} {{constant 0}}} {{timer1/clk_mux/MuxGen[2].OtherSlice.SYNCDFF0} {{constant 0}}} {{timer0/clk_mux/MuxGen[2].OtherSlice.SYNCDFF1} {{constant 0}}} {{timer1/clk_mux/MuxGen[2].OtherSlice.SYNCDFF1} {{constant 0}}} {{timer0/clk_mux/MuxGen[2].OtherSlice.DLYDFF0} {{constant 0}}} {{timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0} {{constant 0}}} {{timer0/clk_mux/MuxGen[3].OtherSlice.SYNCDFF0} {{constant 0}}} {{timer1/clk_mux/MuxGen[3].OtherSlice.SYNCDFF0} {{constant 0}}} {{timer0/clk_mux/MuxGen[3].OtherSlice.SYNCDFF1} {{constant 0}}} {{timer1/clk_mux/MuxGen[3].OtherSlice.SYNCDFF1} {{constant 0}}} {{timer0/clk_mux/MuxGen[3].OtherSlice.DLYDFF0} {{constant 0}}} {{timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0} {{constant 0}}} {i2c0/ClearI2CMARB_reg unloaded} {i2c0/ClearI2CMNR_reg unloaded} {i2c0/ClearI2CSA_reg unloaded} {i2c0/ClearI2CSNR_reg unloaded} {i2c0/ClearI2CSOVF_reg unloaded} {i2c0/ClearI2CSPR_reg unloaded} {i2c0/ClearI2CSTR_reg unloaded} {i2c0/ClearI2CSTXE_reg unloaded} {i2c0/ClearI2CSXC_reg unloaded} {i2c1/ClearI2CMARB_reg unloaded} {i2c1/ClearI2CMNR_reg unloaded} {i2c1/ClearI2CSA_reg unloaded} {i2c1/ClearI2CSNR_reg unloaded} {i2c1/ClearI2CSOVF_reg unloaded} {i2c1/ClearI2CSPR_reg unloaded} {i2c1/ClearI2CSTR_reg unloaded} {i2c1/ClearI2CSTXE_reg unloaded} {i2c1/ClearI2CSXC_reg unloaded} {{adddec0/mab_out_reg[2]} {{merged with adddec0/addr_periph_reg[2]}}} {{adddec0/mab_out_reg[3]} {{merged with adddec0/addr_periph_reg[3]}}} {{adddec0/mab_out_reg[4]} {{merged with adddec0/addr_periph_reg[4]}}} {{adddec0/mab_out_reg[5]} {{merged with adddec0/addr_periph_reg[5]}}} {{adddec0/mab_out_reg[6]} {{merged with adddec0/addr_periph_reg[6]}}} {{adddec0/mab_out_reg[7]} {{merged with adddec0/addr_periph_reg[7]}}} {{i2c0/I2CxSRLat_reg[1]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[3]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[5]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[8]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[9]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[10]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[11]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[12]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[13]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRLat_reg[15]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRXLat_reg[0]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRXLat_reg[1]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRXLat_reg[2]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRXLat_reg[3]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRXLat_reg[4]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRXLat_reg[5]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRXLat_reg[6]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c0/I2CxSRXLat_reg[7]} {{merged with i2c0/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[1]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[3]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[5]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[8]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[9]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[10]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[11]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[12]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[13]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRLat_reg[15]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRXLat_reg[0]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRXLat_reg[1]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRXLat_reg[2]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRXLat_reg[3]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRXLat_reg[4]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRXLat_reg[5]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRXLat_reg[6]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{i2c1/I2CxSRXLat_reg[7]} {{merged with i2c1/I2CxSRLat_reg[0]}}} {{core/datapath_inst/rf/registers_reg[0][31]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][30]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][29]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][28]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][27]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][26]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][25]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][24]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][23]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][22]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][21]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][20]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][19]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][18]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][17]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][16]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][15]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][14]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][13]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][12]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][11]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][10]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][9]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][8]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][7]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][6]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][5]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][4]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][3]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][2]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][1]} {{constant 0}}} {{core/datapath_inst/rf/registers_reg[0][0]} {{constant 0}}} {system0/wdt_trigger_reg {{constant 0}}} {system0/wdt_if_reg {{constant 0}}} {system0/wdt_interrupt_ret_reg {{constant 0}}} {{i2c0/I2CxSRLat_reg[0]} {{constant 1}}} {{i2c1/I2CxSRLat_reg[0]} {{constant 1}}} {system0/wdt_rf_reg {{constant 0}}} {system0/clr_wdt_if_reg unloaded} {system0/clr_wdt_rf_reg unloaded} {{core/datapath_inst/mainalu/divider/cnt_reg[5]} {{constant 0}}}}
set_db -quiet design:MCU .verification_directory fv/MCU
set_db -quiet design:MCU .lp_clock_gating_min_flops 3
set_db -quiet design:MCU .lp_clock_gating_max_flops inf
set_db -quiet port:MCU/resetn_in .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/resetn_in .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/resetn_in .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/resetn_in .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/resetn_in .original_name resetn_in
set_db -quiet {port:MCU/prt1_in[7]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[7]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[7]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[7]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[7]} .original_name {prt1_in[7]}
set_db -quiet {port:MCU/prt1_in[6]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[6]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[6]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[6]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[6]} .original_name {prt1_in[6]}
set_db -quiet {port:MCU/prt1_in[5]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[5]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[5]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[5]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[5]} .original_name {prt1_in[5]}
set_db -quiet {port:MCU/prt1_in[4]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[4]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[4]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[4]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[4]} .original_name {prt1_in[4]}
set_db -quiet {port:MCU/prt1_in[3]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[3]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[3]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[3]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[3]} .original_name {prt1_in[3]}
set_db -quiet {port:MCU/prt1_in[2]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[2]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[2]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[2]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[2]} .original_name {prt1_in[2]}
set_db -quiet {port:MCU/prt1_in[1]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[1]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[1]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[1]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[1]} .original_name {prt1_in[1]}
set_db -quiet {port:MCU/prt1_in[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt1_in[0]} .original_name {prt1_in[0]}
set_db -quiet {port:MCU/prt2_in[7]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[7]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[7]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[7]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[7]} .original_name {prt2_in[7]}
set_db -quiet {port:MCU/prt2_in[6]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[6]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[6]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[6]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[6]} .original_name {prt2_in[6]}
set_db -quiet {port:MCU/prt2_in[5]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[5]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[5]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[5]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[5]} .original_name {prt2_in[5]}
set_db -quiet {port:MCU/prt2_in[4]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[4]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[4]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[4]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[4]} .original_name {prt2_in[4]}
set_db -quiet {port:MCU/prt2_in[3]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[3]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[3]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[3]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[3]} .original_name {prt2_in[3]}
set_db -quiet {port:MCU/prt2_in[2]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[2]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[2]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[2]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[2]} .original_name {prt2_in[2]}
set_db -quiet {port:MCU/prt2_in[1]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[1]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[1]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[1]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[1]} .original_name {prt2_in[1]}
set_db -quiet {port:MCU/prt2_in[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt2_in[0]} .original_name {prt2_in[0]}
set_db -quiet {port:MCU/prt3_in[7]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[7]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[7]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[7]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[7]} .original_name {prt3_in[7]}
set_db -quiet {port:MCU/prt3_in[6]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[6]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[6]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[6]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[6]} .original_name {prt3_in[6]}
set_db -quiet {port:MCU/prt3_in[5]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[5]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[5]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[5]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[5]} .original_name {prt3_in[5]}
set_db -quiet {port:MCU/prt3_in[4]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[4]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[4]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[4]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[4]} .original_name {prt3_in[4]}
set_db -quiet {port:MCU/prt3_in[3]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[3]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[3]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[3]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[3]} .original_name {prt3_in[3]}
set_db -quiet {port:MCU/prt3_in[2]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[2]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[2]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[2]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[2]} .original_name {prt3_in[2]}
set_db -quiet {port:MCU/prt3_in[1]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[1]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[1]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[1]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[1]} .original_name {prt3_in[1]}
set_db -quiet {port:MCU/prt3_in[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt3_in[0]} .original_name {prt3_in[0]}
set_db -quiet {port:MCU/prt4_in[7]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[7]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[7]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[7]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[7]} .original_name {prt4_in[7]}
set_db -quiet {port:MCU/prt4_in[6]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[6]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[6]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[6]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[6]} .original_name {prt4_in[6]}
set_db -quiet {port:MCU/prt4_in[5]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[5]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[5]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[5]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[5]} .original_name {prt4_in[5]}
set_db -quiet {port:MCU/prt4_in[4]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[4]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[4]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[4]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[4]} .original_name {prt4_in[4]}
set_db -quiet {port:MCU/prt4_in[3]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[3]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[3]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[3]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[3]} .original_name {prt4_in[3]}
set_db -quiet {port:MCU/prt4_in[2]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[2]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[2]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[2]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[2]} .original_name {prt4_in[2]}
set_db -quiet {port:MCU/prt4_in[1]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[1]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[1]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[1]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[1]} .original_name {prt4_in[1]}
set_db -quiet {port:MCU/prt4_in[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/prt4_in[0]} .original_name {prt4_in[0]}
set_db -quiet port:MCU/dsadc_conv_done .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/dsadc_conv_done .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/dsadc_conv_done .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/dsadc_conv_done .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/dsadc_conv_done .original_name dsadc_conv_done
set_db -quiet port:MCU/saradc_rdy .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/saradc_rdy .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/saradc_rdy .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/saradc_rdy .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet port:MCU/saradc_rdy .original_name saradc_rdy
set_db -quiet {port:MCU/saradc_data[9]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[9]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[9]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[9]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[9]} .original_name {saradc_data[9]}
set_db -quiet {port:MCU/saradc_data[8]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[8]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[8]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[8]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[8]} .original_name {saradc_data[8]}
set_db -quiet {port:MCU/saradc_data[7]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[7]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[7]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[7]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[7]} .original_name {saradc_data[7]}
set_db -quiet {port:MCU/saradc_data[6]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[6]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[6]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[6]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[6]} .original_name {saradc_data[6]}
set_db -quiet {port:MCU/saradc_data[5]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[5]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[5]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[5]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[5]} .original_name {saradc_data[5]}
set_db -quiet {port:MCU/saradc_data[4]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[4]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[4]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[4]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[4]} .original_name {saradc_data[4]}
set_db -quiet {port:MCU/saradc_data[3]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[3]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[3]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[3]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[3]} .original_name {saradc_data[3]}
set_db -quiet {port:MCU/saradc_data[2]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[2]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[2]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[2]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[2]} .original_name {saradc_data[2]}
set_db -quiet {port:MCU/saradc_data[1]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[1]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[1]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[1]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[1]} .original_name {saradc_data[1]}
set_db -quiet {port:MCU/saradc_data[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/scadv10_cln65gp_hvt_tt_1p0v_25c/INVX1MA10TH/Y
set_db -quiet {port:MCU/saradc_data[0]} .original_name {saradc_data[0]}
set_db -quiet port:MCU/resetn_out .external_pin_cap_min 600.0
set_db -quiet port:MCU/resetn_out .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/resetn_out .external_capacitance_min 600.0
set_db -quiet port:MCU/resetn_out .original_name resetn_out
set_db -quiet port:MCU/resetn_out .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/resetn_dir .external_pin_cap_min 600.0
set_db -quiet port:MCU/resetn_dir .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/resetn_dir .external_capacitance_min 600.0
set_db -quiet port:MCU/resetn_dir .original_name resetn_dir
set_db -quiet port:MCU/resetn_dir .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/resetn_ren .external_pin_cap_min 600.0
set_db -quiet port:MCU/resetn_ren .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/resetn_ren .external_capacitance_min 600.0
set_db -quiet port:MCU/resetn_ren .original_name resetn_ren
set_db -quiet port:MCU/resetn_ren .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_out[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_out[7]} .original_name {prt1_out[7]}
set_db -quiet {port:MCU/prt1_out[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_out[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_out[6]} .original_name {prt1_out[6]}
set_db -quiet {port:MCU/prt1_out[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_out[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_out[5]} .original_name {prt1_out[5]}
set_db -quiet {port:MCU/prt1_out[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_out[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_out[4]} .original_name {prt1_out[4]}
set_db -quiet {port:MCU/prt1_out[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_out[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_out[3]} .original_name {prt1_out[3]}
set_db -quiet {port:MCU/prt1_out[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_out[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_out[2]} .original_name {prt1_out[2]}
set_db -quiet {port:MCU/prt1_out[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_out[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_out[1]} .original_name {prt1_out[1]}
set_db -quiet {port:MCU/prt1_out[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_out[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_out[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_out[0]} .original_name {prt1_out[0]}
set_db -quiet {port:MCU/prt1_out[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_dir[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_dir[7]} .original_name {prt1_dir[7]}
set_db -quiet {port:MCU/prt1_dir[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_dir[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_dir[6]} .original_name {prt1_dir[6]}
set_db -quiet {port:MCU/prt1_dir[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_dir[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_dir[5]} .original_name {prt1_dir[5]}
set_db -quiet {port:MCU/prt1_dir[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_dir[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_dir[4]} .original_name {prt1_dir[4]}
set_db -quiet {port:MCU/prt1_dir[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_dir[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_dir[3]} .original_name {prt1_dir[3]}
set_db -quiet {port:MCU/prt1_dir[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_dir[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_dir[2]} .original_name {prt1_dir[2]}
set_db -quiet {port:MCU/prt1_dir[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_dir[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_dir[1]} .original_name {prt1_dir[1]}
set_db -quiet {port:MCU/prt1_dir[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_dir[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_dir[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_dir[0]} .original_name {prt1_dir[0]}
set_db -quiet {port:MCU/prt1_dir[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_ren[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_ren[7]} .original_name {prt1_ren[7]}
set_db -quiet {port:MCU/prt1_ren[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_ren[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_ren[6]} .original_name {prt1_ren[6]}
set_db -quiet {port:MCU/prt1_ren[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_ren[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_ren[5]} .original_name {prt1_ren[5]}
set_db -quiet {port:MCU/prt1_ren[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_ren[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_ren[4]} .original_name {prt1_ren[4]}
set_db -quiet {port:MCU/prt1_ren[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_ren[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_ren[3]} .original_name {prt1_ren[3]}
set_db -quiet {port:MCU/prt1_ren[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_ren[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_ren[2]} .original_name {prt1_ren[2]}
set_db -quiet {port:MCU/prt1_ren[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_ren[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_ren[1]} .original_name {prt1_ren[1]}
set_db -quiet {port:MCU/prt1_ren[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt1_ren[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt1_ren[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt1_ren[0]} .original_name {prt1_ren[0]}
set_db -quiet {port:MCU/prt1_ren[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_out[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_out[7]} .original_name {prt2_out[7]}
set_db -quiet {port:MCU/prt2_out[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_out[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_out[6]} .original_name {prt2_out[6]}
set_db -quiet {port:MCU/prt2_out[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_out[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_out[5]} .original_name {prt2_out[5]}
set_db -quiet {port:MCU/prt2_out[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_out[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_out[4]} .original_name {prt2_out[4]}
set_db -quiet {port:MCU/prt2_out[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_out[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_out[3]} .original_name {prt2_out[3]}
set_db -quiet {port:MCU/prt2_out[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_out[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_out[2]} .original_name {prt2_out[2]}
set_db -quiet {port:MCU/prt2_out[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_out[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_out[1]} .original_name {prt2_out[1]}
set_db -quiet {port:MCU/prt2_out[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_out[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_out[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_out[0]} .original_name {prt2_out[0]}
set_db -quiet {port:MCU/prt2_out[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_dir[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_dir[7]} .original_name {prt2_dir[7]}
set_db -quiet {port:MCU/prt2_dir[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_dir[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_dir[6]} .original_name {prt2_dir[6]}
set_db -quiet {port:MCU/prt2_dir[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_dir[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_dir[5]} .original_name {prt2_dir[5]}
set_db -quiet {port:MCU/prt2_dir[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_dir[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_dir[4]} .original_name {prt2_dir[4]}
set_db -quiet {port:MCU/prt2_dir[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_dir[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_dir[3]} .original_name {prt2_dir[3]}
set_db -quiet {port:MCU/prt2_dir[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_dir[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_dir[2]} .original_name {prt2_dir[2]}
set_db -quiet {port:MCU/prt2_dir[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_dir[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_dir[1]} .original_name {prt2_dir[1]}
set_db -quiet {port:MCU/prt2_dir[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_dir[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_dir[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_dir[0]} .original_name {prt2_dir[0]}
set_db -quiet {port:MCU/prt2_dir[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_ren[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_ren[7]} .original_name {prt2_ren[7]}
set_db -quiet {port:MCU/prt2_ren[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_ren[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_ren[6]} .original_name {prt2_ren[6]}
set_db -quiet {port:MCU/prt2_ren[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_ren[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_ren[5]} .original_name {prt2_ren[5]}
set_db -quiet {port:MCU/prt2_ren[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_ren[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_ren[4]} .original_name {prt2_ren[4]}
set_db -quiet {port:MCU/prt2_ren[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_ren[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_ren[3]} .original_name {prt2_ren[3]}
set_db -quiet {port:MCU/prt2_ren[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_ren[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_ren[2]} .original_name {prt2_ren[2]}
set_db -quiet {port:MCU/prt2_ren[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_ren[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_ren[1]} .original_name {prt2_ren[1]}
set_db -quiet {port:MCU/prt2_ren[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt2_ren[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt2_ren[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt2_ren[0]} .original_name {prt2_ren[0]}
set_db -quiet {port:MCU/prt2_ren[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_out[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_out[7]} .original_name {prt3_out[7]}
set_db -quiet {port:MCU/prt3_out[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_out[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_out[6]} .original_name {prt3_out[6]}
set_db -quiet {port:MCU/prt3_out[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_out[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_out[5]} .original_name {prt3_out[5]}
set_db -quiet {port:MCU/prt3_out[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_out[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_out[4]} .original_name {prt3_out[4]}
set_db -quiet {port:MCU/prt3_out[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_out[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_out[3]} .original_name {prt3_out[3]}
set_db -quiet {port:MCU/prt3_out[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_out[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_out[2]} .original_name {prt3_out[2]}
set_db -quiet {port:MCU/prt3_out[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_out[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_out[1]} .original_name {prt3_out[1]}
set_db -quiet {port:MCU/prt3_out[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_out[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_out[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_out[0]} .original_name {prt3_out[0]}
set_db -quiet {port:MCU/prt3_out[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_dir[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_dir[7]} .original_name {prt3_dir[7]}
set_db -quiet {port:MCU/prt3_dir[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_dir[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_dir[6]} .original_name {prt3_dir[6]}
set_db -quiet {port:MCU/prt3_dir[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_dir[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_dir[5]} .original_name {prt3_dir[5]}
set_db -quiet {port:MCU/prt3_dir[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_dir[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_dir[4]} .original_name {prt3_dir[4]}
set_db -quiet {port:MCU/prt3_dir[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_dir[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_dir[3]} .original_name {prt3_dir[3]}
set_db -quiet {port:MCU/prt3_dir[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_dir[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_dir[2]} .original_name {prt3_dir[2]}
set_db -quiet {port:MCU/prt3_dir[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_dir[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_dir[1]} .original_name {prt3_dir[1]}
set_db -quiet {port:MCU/prt3_dir[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_dir[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_dir[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_dir[0]} .original_name {prt3_dir[0]}
set_db -quiet {port:MCU/prt3_dir[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_ren[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_ren[7]} .original_name {prt3_ren[7]}
set_db -quiet {port:MCU/prt3_ren[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_ren[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_ren[6]} .original_name {prt3_ren[6]}
set_db -quiet {port:MCU/prt3_ren[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_ren[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_ren[5]} .original_name {prt3_ren[5]}
set_db -quiet {port:MCU/prt3_ren[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_ren[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_ren[4]} .original_name {prt3_ren[4]}
set_db -quiet {port:MCU/prt3_ren[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_ren[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_ren[3]} .original_name {prt3_ren[3]}
set_db -quiet {port:MCU/prt3_ren[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_ren[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_ren[2]} .original_name {prt3_ren[2]}
set_db -quiet {port:MCU/prt3_ren[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_ren[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_ren[1]} .original_name {prt3_ren[1]}
set_db -quiet {port:MCU/prt3_ren[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt3_ren[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt3_ren[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt3_ren[0]} .original_name {prt3_ren[0]}
set_db -quiet {port:MCU/prt3_ren[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_out[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_out[7]} .original_name {prt4_out[7]}
set_db -quiet {port:MCU/prt4_out[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_out[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_out[6]} .original_name {prt4_out[6]}
set_db -quiet {port:MCU/prt4_out[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_out[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_out[5]} .original_name {prt4_out[5]}
set_db -quiet {port:MCU/prt4_out[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_out[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_out[4]} .original_name {prt4_out[4]}
set_db -quiet {port:MCU/prt4_out[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_out[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_out[3]} .original_name {prt4_out[3]}
set_db -quiet {port:MCU/prt4_out[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_out[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_out[2]} .original_name {prt4_out[2]}
set_db -quiet {port:MCU/prt4_out[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_out[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_out[1]} .original_name {prt4_out[1]}
set_db -quiet {port:MCU/prt4_out[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_out[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_out[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_out[0]} .original_name {prt4_out[0]}
set_db -quiet {port:MCU/prt4_out[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_dir[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_dir[7]} .original_name {prt4_dir[7]}
set_db -quiet {port:MCU/prt4_dir[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_dir[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_dir[6]} .original_name {prt4_dir[6]}
set_db -quiet {port:MCU/prt4_dir[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_dir[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_dir[5]} .original_name {prt4_dir[5]}
set_db -quiet {port:MCU/prt4_dir[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_dir[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_dir[4]} .original_name {prt4_dir[4]}
set_db -quiet {port:MCU/prt4_dir[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_dir[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_dir[3]} .original_name {prt4_dir[3]}
set_db -quiet {port:MCU/prt4_dir[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_dir[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_dir[2]} .original_name {prt4_dir[2]}
set_db -quiet {port:MCU/prt4_dir[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_dir[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_dir[1]} .original_name {prt4_dir[1]}
set_db -quiet {port:MCU/prt4_dir[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_dir[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_dir[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_dir[0]} .original_name {prt4_dir[0]}
set_db -quiet {port:MCU/prt4_dir[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_ren[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_ren[7]} .original_name {prt4_ren[7]}
set_db -quiet {port:MCU/prt4_ren[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_ren[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_ren[6]} .original_name {prt4_ren[6]}
set_db -quiet {port:MCU/prt4_ren[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_ren[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_ren[5]} .original_name {prt4_ren[5]}
set_db -quiet {port:MCU/prt4_ren[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_ren[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_ren[4]} .original_name {prt4_ren[4]}
set_db -quiet {port:MCU/prt4_ren[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_ren[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_ren[3]} .original_name {prt4_ren[3]}
set_db -quiet {port:MCU/prt4_ren[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_ren[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_ren[2]} .original_name {prt4_ren[2]}
set_db -quiet {port:MCU/prt4_ren[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_ren[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_ren[1]} .original_name {prt4_ren[1]}
set_db -quiet {port:MCU/prt4_ren[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/prt4_ren[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/prt4_ren[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/prt4_ren[0]} .original_name {prt4_ren[0]}
set_db -quiet {port:MCU/prt4_ren[0]} .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/use_dac_glb_bias .external_pin_cap_min 600.0
set_db -quiet port:MCU/use_dac_glb_bias .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/use_dac_glb_bias .external_capacitance_min 600.0
set_db -quiet port:MCU/use_dac_glb_bias .original_name use_dac_glb_bias
set_db -quiet port:MCU/use_dac_glb_bias .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/en_bias_buf .external_pin_cap_min 600.0
set_db -quiet port:MCU/en_bias_buf .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/en_bias_buf .external_capacitance_min 600.0
set_db -quiet port:MCU/en_bias_buf .original_name en_bias_buf
set_db -quiet port:MCU/en_bias_buf .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/en_bias_gen .external_pin_cap_min 600.0
set_db -quiet port:MCU/en_bias_gen .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/en_bias_gen .external_capacitance_min 600.0
set_db -quiet port:MCU/en_bias_gen .original_name en_bias_gen
set_db -quiet port:MCU/en_bias_gen .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[5]} .original_name {BIAS_ADJ[5]}
set_db -quiet {port:MCU/BIAS_ADJ[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[4]} .original_name {BIAS_ADJ[4]}
set_db -quiet {port:MCU/BIAS_ADJ[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[3]} .original_name {BIAS_ADJ[3]}
set_db -quiet {port:MCU/BIAS_ADJ[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[2]} .original_name {BIAS_ADJ[2]}
set_db -quiet {port:MCU/BIAS_ADJ[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[1]} .original_name {BIAS_ADJ[1]}
set_db -quiet {port:MCU/BIAS_ADJ[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_ADJ[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_ADJ[0]} .original_name {BIAS_ADJ[0]}
set_db -quiet {port:MCU/BIAS_ADJ[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[13]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[13]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[13]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[13]} .original_name {BIAS_DBP[13]}
set_db -quiet {port:MCU/BIAS_DBP[13]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[12]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[12]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[12]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[12]} .original_name {BIAS_DBP[12]}
set_db -quiet {port:MCU/BIAS_DBP[12]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[11]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[11]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[11]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[11]} .original_name {BIAS_DBP[11]}
set_db -quiet {port:MCU/BIAS_DBP[11]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[10]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[10]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[10]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[10]} .original_name {BIAS_DBP[10]}
set_db -quiet {port:MCU/BIAS_DBP[10]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[9]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[9]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[9]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[9]} .original_name {BIAS_DBP[9]}
set_db -quiet {port:MCU/BIAS_DBP[9]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[8]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[8]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[8]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[8]} .original_name {BIAS_DBP[8]}
set_db -quiet {port:MCU/BIAS_DBP[8]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[7]} .original_name {BIAS_DBP[7]}
set_db -quiet {port:MCU/BIAS_DBP[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[6]} .original_name {BIAS_DBP[6]}
set_db -quiet {port:MCU/BIAS_DBP[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[5]} .original_name {BIAS_DBP[5]}
set_db -quiet {port:MCU/BIAS_DBP[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[4]} .original_name {BIAS_DBP[4]}
set_db -quiet {port:MCU/BIAS_DBP[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[3]} .original_name {BIAS_DBP[3]}
set_db -quiet {port:MCU/BIAS_DBP[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[2]} .original_name {BIAS_DBP[2]}
set_db -quiet {port:MCU/BIAS_DBP[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[1]} .original_name {BIAS_DBP[1]}
set_db -quiet {port:MCU/BIAS_DBP[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBP[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBP[0]} .original_name {BIAS_DBP[0]}
set_db -quiet {port:MCU/BIAS_DBP[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[13]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[13]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[13]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[13]} .original_name {BIAS_DBN[13]}
set_db -quiet {port:MCU/BIAS_DBN[13]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[12]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[12]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[12]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[12]} .original_name {BIAS_DBN[12]}
set_db -quiet {port:MCU/BIAS_DBN[12]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[11]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[11]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[11]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[11]} .original_name {BIAS_DBN[11]}
set_db -quiet {port:MCU/BIAS_DBN[11]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[10]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[10]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[10]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[10]} .original_name {BIAS_DBN[10]}
set_db -quiet {port:MCU/BIAS_DBN[10]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[9]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[9]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[9]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[9]} .original_name {BIAS_DBN[9]}
set_db -quiet {port:MCU/BIAS_DBN[9]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[8]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[8]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[8]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[8]} .original_name {BIAS_DBN[8]}
set_db -quiet {port:MCU/BIAS_DBN[8]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[7]} .original_name {BIAS_DBN[7]}
set_db -quiet {port:MCU/BIAS_DBN[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[6]} .original_name {BIAS_DBN[6]}
set_db -quiet {port:MCU/BIAS_DBN[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[5]} .original_name {BIAS_DBN[5]}
set_db -quiet {port:MCU/BIAS_DBN[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[4]} .original_name {BIAS_DBN[4]}
set_db -quiet {port:MCU/BIAS_DBN[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[3]} .original_name {BIAS_DBN[3]}
set_db -quiet {port:MCU/BIAS_DBN[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[2]} .original_name {BIAS_DBN[2]}
set_db -quiet {port:MCU/BIAS_DBN[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[1]} .original_name {BIAS_DBN[1]}
set_db -quiet {port:MCU/BIAS_DBN[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBN[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBN[0]} .original_name {BIAS_DBN[0]}
set_db -quiet {port:MCU/BIAS_DBN[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[13]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[13]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[13]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[13]} .original_name {BIAS_DBPC[13]}
set_db -quiet {port:MCU/BIAS_DBPC[13]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[12]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[12]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[12]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[12]} .original_name {BIAS_DBPC[12]}
set_db -quiet {port:MCU/BIAS_DBPC[12]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[11]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[11]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[11]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[11]} .original_name {BIAS_DBPC[11]}
set_db -quiet {port:MCU/BIAS_DBPC[11]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[10]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[10]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[10]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[10]} .original_name {BIAS_DBPC[10]}
set_db -quiet {port:MCU/BIAS_DBPC[10]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[9]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[9]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[9]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[9]} .original_name {BIAS_DBPC[9]}
set_db -quiet {port:MCU/BIAS_DBPC[9]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[8]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[8]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[8]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[8]} .original_name {BIAS_DBPC[8]}
set_db -quiet {port:MCU/BIAS_DBPC[8]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[7]} .original_name {BIAS_DBPC[7]}
set_db -quiet {port:MCU/BIAS_DBPC[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[6]} .original_name {BIAS_DBPC[6]}
set_db -quiet {port:MCU/BIAS_DBPC[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[5]} .original_name {BIAS_DBPC[5]}
set_db -quiet {port:MCU/BIAS_DBPC[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[4]} .original_name {BIAS_DBPC[4]}
set_db -quiet {port:MCU/BIAS_DBPC[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[3]} .original_name {BIAS_DBPC[3]}
set_db -quiet {port:MCU/BIAS_DBPC[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[2]} .original_name {BIAS_DBPC[2]}
set_db -quiet {port:MCU/BIAS_DBPC[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[1]} .original_name {BIAS_DBPC[1]}
set_db -quiet {port:MCU/BIAS_DBPC[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBPC[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBPC[0]} .original_name {BIAS_DBPC[0]}
set_db -quiet {port:MCU/BIAS_DBPC[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[13]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[13]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[13]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[13]} .original_name {BIAS_DBNC[13]}
set_db -quiet {port:MCU/BIAS_DBNC[13]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[12]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[12]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[12]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[12]} .original_name {BIAS_DBNC[12]}
set_db -quiet {port:MCU/BIAS_DBNC[12]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[11]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[11]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[11]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[11]} .original_name {BIAS_DBNC[11]}
set_db -quiet {port:MCU/BIAS_DBNC[11]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[10]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[10]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[10]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[10]} .original_name {BIAS_DBNC[10]}
set_db -quiet {port:MCU/BIAS_DBNC[10]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[9]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[9]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[9]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[9]} .original_name {BIAS_DBNC[9]}
set_db -quiet {port:MCU/BIAS_DBNC[9]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[8]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[8]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[8]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[8]} .original_name {BIAS_DBNC[8]}
set_db -quiet {port:MCU/BIAS_DBNC[8]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[7]} .original_name {BIAS_DBNC[7]}
set_db -quiet {port:MCU/BIAS_DBNC[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[6]} .original_name {BIAS_DBNC[6]}
set_db -quiet {port:MCU/BIAS_DBNC[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[5]} .original_name {BIAS_DBNC[5]}
set_db -quiet {port:MCU/BIAS_DBNC[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[4]} .original_name {BIAS_DBNC[4]}
set_db -quiet {port:MCU/BIAS_DBNC[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[3]} .original_name {BIAS_DBNC[3]}
set_db -quiet {port:MCU/BIAS_DBNC[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[2]} .original_name {BIAS_DBNC[2]}
set_db -quiet {port:MCU/BIAS_DBNC[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[1]} .original_name {BIAS_DBNC[1]}
set_db -quiet {port:MCU/BIAS_DBNC[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DBNC[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DBNC[0]} .original_name {BIAS_DBNC[0]}
set_db -quiet {port:MCU/BIAS_DBNC[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[5]} .original_name {BIAS_TC_POT[5]}
set_db -quiet {port:MCU/BIAS_TC_POT[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[4]} .original_name {BIAS_TC_POT[4]}
set_db -quiet {port:MCU/BIAS_TC_POT[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[3]} .original_name {BIAS_TC_POT[3]}
set_db -quiet {port:MCU/BIAS_TC_POT[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[2]} .original_name {BIAS_TC_POT[2]}
set_db -quiet {port:MCU/BIAS_TC_POT[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[1]} .original_name {BIAS_TC_POT[1]}
set_db -quiet {port:MCU/BIAS_TC_POT[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_POT[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_POT[0]} .original_name {BIAS_TC_POT[0]}
set_db -quiet {port:MCU/BIAS_TC_POT[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[5]} .original_name {BIAS_LC_POT[5]}
set_db -quiet {port:MCU/BIAS_LC_POT[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[4]} .original_name {BIAS_LC_POT[4]}
set_db -quiet {port:MCU/BIAS_LC_POT[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[3]} .original_name {BIAS_LC_POT[3]}
set_db -quiet {port:MCU/BIAS_LC_POT[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[2]} .original_name {BIAS_LC_POT[2]}
set_db -quiet {port:MCU/BIAS_LC_POT[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[1]} .original_name {BIAS_LC_POT[1]}
set_db -quiet {port:MCU/BIAS_LC_POT[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_POT[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_POT[0]} .original_name {BIAS_LC_POT[0]}
set_db -quiet {port:MCU/BIAS_LC_POT[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[15]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[15]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[15]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[15]} .original_name {BIAS_TIA_G_POT[15]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[15]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[14]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[14]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[14]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[14]} .original_name {BIAS_TIA_G_POT[14]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[14]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[13]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[13]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[13]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[13]} .original_name {BIAS_TIA_G_POT[13]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[13]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[12]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[12]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[12]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[12]} .original_name {BIAS_TIA_G_POT[12]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[12]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[11]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[11]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[11]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[11]} .original_name {BIAS_TIA_G_POT[11]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[11]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[10]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[10]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[10]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[10]} .original_name {BIAS_TIA_G_POT[10]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[10]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[9]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[9]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[9]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[9]} .original_name {BIAS_TIA_G_POT[9]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[9]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[8]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[8]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[8]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[8]} .original_name {BIAS_TIA_G_POT[8]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[8]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[7]} .original_name {BIAS_TIA_G_POT[7]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[6]} .original_name {BIAS_TIA_G_POT[6]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[5]} .original_name {BIAS_TIA_G_POT[5]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[4]} .original_name {BIAS_TIA_G_POT[4]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[3]} .original_name {BIAS_TIA_G_POT[3]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[2]} .original_name {BIAS_TIA_G_POT[2]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[1]} .original_name {BIAS_TIA_G_POT[1]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TIA_G_POT[0]} .original_name {BIAS_TIA_G_POT[0]}
set_db -quiet {port:MCU/BIAS_TIA_G_POT[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[13]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[13]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[13]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[13]} .original_name {BIAS_REV_POT[13]}
set_db -quiet {port:MCU/BIAS_REV_POT[13]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[12]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[12]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[12]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[12]} .original_name {BIAS_REV_POT[12]}
set_db -quiet {port:MCU/BIAS_REV_POT[12]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[11]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[11]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[11]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[11]} .original_name {BIAS_REV_POT[11]}
set_db -quiet {port:MCU/BIAS_REV_POT[11]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[10]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[10]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[10]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[10]} .original_name {BIAS_REV_POT[10]}
set_db -quiet {port:MCU/BIAS_REV_POT[10]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[9]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[9]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[9]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[9]} .original_name {BIAS_REV_POT[9]}
set_db -quiet {port:MCU/BIAS_REV_POT[9]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[8]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[8]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[8]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[8]} .original_name {BIAS_REV_POT[8]}
set_db -quiet {port:MCU/BIAS_REV_POT[8]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[7]} .original_name {BIAS_REV_POT[7]}
set_db -quiet {port:MCU/BIAS_REV_POT[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[6]} .original_name {BIAS_REV_POT[6]}
set_db -quiet {port:MCU/BIAS_REV_POT[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[5]} .original_name {BIAS_REV_POT[5]}
set_db -quiet {port:MCU/BIAS_REV_POT[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[4]} .original_name {BIAS_REV_POT[4]}
set_db -quiet {port:MCU/BIAS_REV_POT[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[3]} .original_name {BIAS_REV_POT[3]}
set_db -quiet {port:MCU/BIAS_REV_POT[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[2]} .original_name {BIAS_REV_POT[2]}
set_db -quiet {port:MCU/BIAS_REV_POT[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[1]} .original_name {BIAS_REV_POT[1]}
set_db -quiet {port:MCU/BIAS_REV_POT[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_REV_POT[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_REV_POT[0]} .original_name {BIAS_REV_POT[0]}
set_db -quiet {port:MCU/BIAS_REV_POT[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[5]} .original_name {BIAS_TC_DSADC[5]}
set_db -quiet {port:MCU/BIAS_TC_DSADC[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[4]} .original_name {BIAS_TC_DSADC[4]}
set_db -quiet {port:MCU/BIAS_TC_DSADC[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[3]} .original_name {BIAS_TC_DSADC[3]}
set_db -quiet {port:MCU/BIAS_TC_DSADC[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[2]} .original_name {BIAS_TC_DSADC[2]}
set_db -quiet {port:MCU/BIAS_TC_DSADC[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[1]} .original_name {BIAS_TC_DSADC[1]}
set_db -quiet {port:MCU/BIAS_TC_DSADC[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_TC_DSADC[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_TC_DSADC[0]} .original_name {BIAS_TC_DSADC[0]}
set_db -quiet {port:MCU/BIAS_TC_DSADC[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[5]} .original_name {BIAS_LC_DSADC[5]}
set_db -quiet {port:MCU/BIAS_LC_DSADC[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[4]} .original_name {BIAS_LC_DSADC[4]}
set_db -quiet {port:MCU/BIAS_LC_DSADC[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[3]} .original_name {BIAS_LC_DSADC[3]}
set_db -quiet {port:MCU/BIAS_LC_DSADC[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[2]} .original_name {BIAS_LC_DSADC[2]}
set_db -quiet {port:MCU/BIAS_LC_DSADC[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[1]} .original_name {BIAS_LC_DSADC[1]}
set_db -quiet {port:MCU/BIAS_LC_DSADC[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_LC_DSADC[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_LC_DSADC[0]} .original_name {BIAS_LC_DSADC[0]}
set_db -quiet {port:MCU/BIAS_LC_DSADC[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[5]} .original_name {BIAS_RIN_DSADC[5]}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[4]} .original_name {BIAS_RIN_DSADC[4]}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[3]} .original_name {BIAS_RIN_DSADC[3]}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[2]} .original_name {BIAS_RIN_DSADC[2]}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[1]} .original_name {BIAS_RIN_DSADC[1]}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RIN_DSADC[0]} .original_name {BIAS_RIN_DSADC[0]}
set_db -quiet {port:MCU/BIAS_RIN_DSADC[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[5]} .original_name {BIAS_RFB_DSADC[5]}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[4]} .original_name {BIAS_RFB_DSADC[4]}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[3]} .original_name {BIAS_RFB_DSADC[3]}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[2]} .original_name {BIAS_RFB_DSADC[2]}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[1]} .original_name {BIAS_RFB_DSADC[1]}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_RFB_DSADC[0]} .original_name {BIAS_RFB_DSADC[0]}
set_db -quiet {port:MCU/BIAS_RFB_DSADC[0]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[13]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[13]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[13]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[13]} .original_name {BIAS_DSADC_VCM[13]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[13]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[12]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[12]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[12]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[12]} .original_name {BIAS_DSADC_VCM[12]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[12]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[11]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[11]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[11]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[11]} .original_name {BIAS_DSADC_VCM[11]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[11]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[10]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[10]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[10]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[10]} .original_name {BIAS_DSADC_VCM[10]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[10]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[9]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[9]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[9]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[9]} .original_name {BIAS_DSADC_VCM[9]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[9]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[8]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[8]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[8]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[8]} .original_name {BIAS_DSADC_VCM[8]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[8]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[7]} .original_name {BIAS_DSADC_VCM[7]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[6]} .original_name {BIAS_DSADC_VCM[6]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[5]} .original_name {BIAS_DSADC_VCM[5]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[4]} .original_name {BIAS_DSADC_VCM[4]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[3]} .original_name {BIAS_DSADC_VCM[3]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[2]} .original_name {BIAS_DSADC_VCM[2]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[1]} .original_name {BIAS_DSADC_VCM[1]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/BIAS_DSADC_VCM[0]} .original_name {BIAS_DSADC_VCM[0]}
set_db -quiet {port:MCU/BIAS_DSADC_VCM[0]} .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/dsadc_en .external_pin_cap_min 600.0
set_db -quiet port:MCU/dsadc_en .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/dsadc_en .external_capacitance_min 600.0
set_db -quiet port:MCU/dsadc_en .original_name dsadc_en
set_db -quiet port:MCU/dsadc_en .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/dsadc_clk .external_pin_cap_min 600.0
set_db -quiet port:MCU/dsadc_clk .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/dsadc_clk .external_capacitance_min 600.0
set_db -quiet port:MCU/dsadc_clk .original_name dsadc_clk
set_db -quiet port:MCU/dsadc_clk .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/dsadc_switch[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/dsadc_switch[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/dsadc_switch[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/dsadc_switch[2]} .original_name {dsadc_switch[2]}
set_db -quiet {port:MCU/dsadc_switch[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/dsadc_switch[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/dsadc_switch[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/dsadc_switch[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/dsadc_switch[1]} .original_name {dsadc_switch[1]}
set_db -quiet {port:MCU/dsadc_switch[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/dsadc_switch[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/dsadc_switch[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/dsadc_switch[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/dsadc_switch[0]} .original_name {dsadc_switch[0]}
set_db -quiet {port:MCU/dsadc_switch[0]} .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/dac_en_pot .external_pin_cap_min 600.0
set_db -quiet port:MCU/dac_en_pot .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/dac_en_pot .external_capacitance_min 600.0
set_db -quiet port:MCU/dac_en_pot .original_name dac_en_pot
set_db -quiet port:MCU/dac_en_pot .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/adc_ext_in .external_pin_cap_min 600.0
set_db -quiet port:MCU/adc_ext_in .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/adc_ext_in .external_capacitance_min 600.0
set_db -quiet port:MCU/adc_ext_in .original_name adc_ext_in
set_db -quiet port:MCU/adc_ext_in .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/atp_en .external_pin_cap_min 600.0
set_db -quiet port:MCU/atp_en .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/atp_en .external_capacitance_min 600.0
set_db -quiet port:MCU/atp_en .original_name atp_en
set_db -quiet port:MCU/atp_en .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/atp_sel .external_pin_cap_min 600.0
set_db -quiet port:MCU/atp_sel .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/atp_sel .external_capacitance_min 600.0
set_db -quiet port:MCU/atp_sel .original_name atp_sel
set_db -quiet port:MCU/atp_sel .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/adc_sel .external_pin_cap_min 600.0
set_db -quiet port:MCU/adc_sel .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/adc_sel .external_capacitance_min 600.0
set_db -quiet port:MCU/adc_sel .original_name adc_sel
set_db -quiet port:MCU/adc_sel .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/saradc_clk .external_pin_cap_min 600.0
set_db -quiet port:MCU/saradc_clk .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/saradc_clk .external_capacitance_min 600.0
set_db -quiet port:MCU/saradc_clk .original_name saradc_clk
set_db -quiet port:MCU/saradc_clk .external_pin_cap {600.0 600.0}
set_db -quiet port:MCU/saradc_rst .external_pin_cap_min 600.0
set_db -quiet port:MCU/saradc_rst .external_capacitance_max {600.0 600.0}
set_db -quiet port:MCU/saradc_rst .external_capacitance_min 600.0
set_db -quiet port:MCU/saradc_rst .original_name saradc_rst
set_db -quiet port:MCU/saradc_rst .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[31]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[31]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[31]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[31]} .original_name {a0[31]}
set_db -quiet {port:MCU/a0[31]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[30]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[30]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[30]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[30]} .original_name {a0[30]}
set_db -quiet {port:MCU/a0[30]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[29]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[29]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[29]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[29]} .original_name {a0[29]}
set_db -quiet {port:MCU/a0[29]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[28]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[28]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[28]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[28]} .original_name {a0[28]}
set_db -quiet {port:MCU/a0[28]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[27]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[27]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[27]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[27]} .original_name {a0[27]}
set_db -quiet {port:MCU/a0[27]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[26]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[26]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[26]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[26]} .original_name {a0[26]}
set_db -quiet {port:MCU/a0[26]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[25]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[25]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[25]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[25]} .original_name {a0[25]}
set_db -quiet {port:MCU/a0[25]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[24]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[24]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[24]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[24]} .original_name {a0[24]}
set_db -quiet {port:MCU/a0[24]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[23]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[23]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[23]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[23]} .original_name {a0[23]}
set_db -quiet {port:MCU/a0[23]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[22]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[22]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[22]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[22]} .original_name {a0[22]}
set_db -quiet {port:MCU/a0[22]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[21]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[21]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[21]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[21]} .original_name {a0[21]}
set_db -quiet {port:MCU/a0[21]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[20]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[20]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[20]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[20]} .original_name {a0[20]}
set_db -quiet {port:MCU/a0[20]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[19]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[19]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[19]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[19]} .original_name {a0[19]}
set_db -quiet {port:MCU/a0[19]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[18]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[18]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[18]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[18]} .original_name {a0[18]}
set_db -quiet {port:MCU/a0[18]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[17]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[17]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[17]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[17]} .original_name {a0[17]}
set_db -quiet {port:MCU/a0[17]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[16]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[16]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[16]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[16]} .original_name {a0[16]}
set_db -quiet {port:MCU/a0[16]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[15]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[15]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[15]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[15]} .original_name {a0[15]}
set_db -quiet {port:MCU/a0[15]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[14]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[14]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[14]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[14]} .original_name {a0[14]}
set_db -quiet {port:MCU/a0[14]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[13]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[13]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[13]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[13]} .original_name {a0[13]}
set_db -quiet {port:MCU/a0[13]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[12]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[12]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[12]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[12]} .original_name {a0[12]}
set_db -quiet {port:MCU/a0[12]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[11]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[11]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[11]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[11]} .original_name {a0[11]}
set_db -quiet {port:MCU/a0[11]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[10]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[10]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[10]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[10]} .original_name {a0[10]}
set_db -quiet {port:MCU/a0[10]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[9]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[9]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[9]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[9]} .original_name {a0[9]}
set_db -quiet {port:MCU/a0[9]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[8]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[8]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[8]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[8]} .original_name {a0[8]}
set_db -quiet {port:MCU/a0[8]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[7]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[7]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[7]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[7]} .original_name {a0[7]}
set_db -quiet {port:MCU/a0[7]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[6]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[6]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[6]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[6]} .original_name {a0[6]}
set_db -quiet {port:MCU/a0[6]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[5]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[5]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[5]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[5]} .original_name {a0[5]}
set_db -quiet {port:MCU/a0[5]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[4]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[4]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[4]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[4]} .original_name {a0[4]}
set_db -quiet {port:MCU/a0[4]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[3]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[3]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[3]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[3]} .original_name {a0[3]}
set_db -quiet {port:MCU/a0[3]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[2]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[2]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[2]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[2]} .original_name {a0[2]}
set_db -quiet {port:MCU/a0[2]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[1]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[1]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[1]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[1]} .original_name {a0[1]}
set_db -quiet {port:MCU/a0[1]} .external_pin_cap {600.0 600.0}
set_db -quiet {port:MCU/a0[0]} .external_pin_cap_min 600.0
set_db -quiet {port:MCU/a0[0]} .external_capacitance_max {600.0 600.0}
set_db -quiet {port:MCU/a0[0]} .external_capacitance_min 600.0
set_db -quiet {port:MCU/a0[0]} .original_name {a0[0]}
set_db -quiet {port:MCU/a0[0]} .external_pin_cap {600.0 600.0}
set_db -quiet module:MCU/TieLow .hdl_user_name TieLow
set_db -quiet module:MCU/TieLow .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/TieLow.vhd} {../hdl} {}}}
set_db -quiet module:MCU/TieLow .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/TieLow .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/adddec_ENABLE_FLASH_EXTENDED_MEM1 .is_sop_cluster true
set_db -quiet module:MCU/adddec_ENABLE_FLASH_EXTENDED_MEM1 .hdl_user_name adddec
set_db -quiet module:MCU/adddec_ENABLE_FLASH_EXTENDED_MEM1 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/adddec.vhd} {../hdl} {}}}
set_db -quiet module:MCU/adddec_ENABLE_FLASH_EXTENDED_MEM1 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/adddec_ENABLE_FLASH_EXTENDED_MEM1 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD .boundary_opto strict_no
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST0/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST0/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_1 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_1 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_1 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_1 .boundary_opto strict_no
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST1/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST1/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_2 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_2 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_2 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_2 .boundary_opto strict_no
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST2/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST2/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_11373 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11373 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11373 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373 .boundary_opto strict_no
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST3/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST3/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_11373_1 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11373_1 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11373_1 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373_1 .boundary_opto strict_no
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST4/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST4/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_11373_2 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11373_2 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11373_2 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373_2 .boundary_opto strict_no
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST5/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST5/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_11373_3 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11373_3 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11373_3 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373_3 .boundary_opto strict_no
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST6/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/adddec0/RC_CG_HIER_INST6/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8233 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8233 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8233 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8233 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[0].cg_mem/CG1} .original_name {{adddec0/gen_cg_mem[0].cg_mem/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[0].cg_mem/CG1} .single_bit_orig_name {adddec0/gen_cg_mem[0].cg_mem/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[0].cg_mem/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_mem[0].cg_mem/CG1/ECK} .original_name {adddec0/gen_cg_mem[0].cg_mem/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8232 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8232 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8232 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8232 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[1].cg_mem/CG1} .original_name {{adddec0/gen_cg_mem[1].cg_mem/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[1].cg_mem/CG1} .single_bit_orig_name {adddec0/gen_cg_mem[1].cg_mem/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[1].cg_mem/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_mem[1].cg_mem/CG1/ECK} .original_name {adddec0/gen_cg_mem[1].cg_mem/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8231 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8231 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8231 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8231 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[2].cg_mem/CG1} .original_name {{adddec0/gen_cg_mem[2].cg_mem/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[2].cg_mem/CG1} .single_bit_orig_name {adddec0/gen_cg_mem[2].cg_mem/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_mem[2].cg_mem/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_mem[2].cg_mem/CG1/ECK} .original_name {adddec0/gen_cg_mem[2].cg_mem/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8230 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8230 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8230 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8230 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[0].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[0].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[0].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[0].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[0].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[0].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[0].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8229 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8229 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8229 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8229 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[1].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[1].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[1].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[1].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[1].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[1].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[1].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8228 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8228 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8228 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8228 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[2].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[2].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[2].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[2].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[2].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[2].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[2].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8227 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8227 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8227 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8227 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[3].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[3].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[3].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[3].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[3].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[3].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[3].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8226 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8226 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8226 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8226 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[4].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[4].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[4].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[4].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[4].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[4].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[4].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8225 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8225 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8225 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8225 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[5].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[5].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[5].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[5].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[5].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[5].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[5].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8224 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8224 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8224 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8224 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[6].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[6].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[6].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[6].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[6].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[6].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[6].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8223 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8223 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8223 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8223 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[7].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[7].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[7].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[7].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[7].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[7].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[7].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8222 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8222 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8222 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8222 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[8].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[8].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[8].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[8].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[8].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[8].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[8].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8221 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8221 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8221 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8221 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[9].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[9].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[9].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[9].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[9].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[9].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[9].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8220 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8220 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8220 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8220 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[10].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[10].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[10].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[10].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[10].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[10].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[10].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8219 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8219 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8219 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8219 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[11].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[11].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[11].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[11].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[11].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[11].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[11].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8218 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8218 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8218 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8218 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[12].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[12].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[12].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[12].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[12].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[12].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[12].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8217 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8217 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8217 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8217 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[13].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[13].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[13].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[13].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[13].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[13].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[13].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8216 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8216 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8216 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8216 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[14].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[14].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[14].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[14].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[14].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[14].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[14].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8215 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8215 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8215 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8215 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[15].cg_periph/CG1} .original_name {{adddec0/gen_cg_periph[15].cg_periph/CG1}}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[15].cg_periph/CG1} .single_bit_orig_name {adddec0/gen_cg_periph[15].cg_periph/CG1}
set_db -quiet {inst:MCU/adddec0/gen_cg_periph[15].cg_periph/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/gen_cg_periph[15].cg_periph/CG1/ECK} .original_name {adddec0/gen_cg_periph[15].cg_periph/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8214 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8214 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8214 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8214 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/adddec0/gen_flash_clk.cg_flash/CG1 .original_name adddec0/gen_flash_clk.cg_flash/CG1
set_db -quiet inst:MCU/adddec0/gen_flash_clk.cg_flash/CG1 .single_bit_orig_name adddec0/gen_flash_clk.cg_flash/CG1
set_db -quiet inst:MCU/adddec0/gen_flash_clk.cg_flash/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/adddec0/gen_flash_clk.cg_flash/CG1/ECK .original_name adddec0/gen_flash_clk.cg_flash/CG1/ECK
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[1]} .original_name {{adddec0/flash_dout_reg[1]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[1]} .single_bit_orig_name {adddec0/flash_dout_reg[1]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[1]/Q} .original_name {adddec0/flash_dout_reg[1]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[2]} .original_name {{adddec0/flash_dout_reg[2]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[2]} .single_bit_orig_name {adddec0/flash_dout_reg[2]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[2]/Q} .original_name {adddec0/flash_dout_reg[2]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[3]} .original_name {{adddec0/flash_dout_reg[3]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[3]} .single_bit_orig_name {adddec0/flash_dout_reg[3]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[3]/Q} .original_name {adddec0/flash_dout_reg[3]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[4]} .original_name {{adddec0/flash_dout_reg[4]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[4]} .single_bit_orig_name {adddec0/flash_dout_reg[4]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[4]/Q} .original_name {adddec0/flash_dout_reg[4]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[5]} .original_name {{adddec0/flash_dout_reg[5]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[5]} .single_bit_orig_name {adddec0/flash_dout_reg[5]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[5]/Q} .original_name {adddec0/flash_dout_reg[5]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[6]} .original_name {{adddec0/flash_dout_reg[6]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[6]} .single_bit_orig_name {adddec0/flash_dout_reg[6]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[6]/Q} .original_name {adddec0/flash_dout_reg[6]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[7]} .original_name {{adddec0/flash_dout_reg[7]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[7]} .single_bit_orig_name {adddec0/flash_dout_reg[7]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[7]/Q} .original_name {adddec0/flash_dout_reg[7]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[8]} .original_name {{adddec0/flash_dout_reg[8]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[8]} .single_bit_orig_name {adddec0/flash_dout_reg[8]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[8]/QN} .original_name {adddec0/flash_dout_reg[8]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[9]} .original_name {{adddec0/flash_dout_reg[9]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[9]} .single_bit_orig_name {adddec0/flash_dout_reg[9]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[9]/QN} .original_name {adddec0/flash_dout_reg[9]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[10]} .original_name {{adddec0/flash_dout_reg[10]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[10]} .single_bit_orig_name {adddec0/flash_dout_reg[10]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[10]/QN} .original_name {adddec0/flash_dout_reg[10]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[11]} .original_name {{adddec0/flash_dout_reg[11]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[11]} .single_bit_orig_name {adddec0/flash_dout_reg[11]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[11]/QN} .original_name {adddec0/flash_dout_reg[11]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[12]} .original_name {{adddec0/flash_dout_reg[12]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[12]} .single_bit_orig_name {adddec0/flash_dout_reg[12]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[12]/Q} .original_name {adddec0/flash_dout_reg[12]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[13]} .original_name {{adddec0/flash_dout_reg[13]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[13]} .single_bit_orig_name {adddec0/flash_dout_reg[13]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[13]/Q} .original_name {adddec0/flash_dout_reg[13]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[14]} .original_name {{adddec0/flash_dout_reg[14]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[14]} .single_bit_orig_name {adddec0/flash_dout_reg[14]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[14]/Q} .original_name {adddec0/flash_dout_reg[14]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[15]} .original_name {{adddec0/flash_dout_reg[15]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[15]} .single_bit_orig_name {adddec0/flash_dout_reg[15]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[15]/Q} .original_name {adddec0/flash_dout_reg[15]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[16]} .original_name {{adddec0/flash_dout_reg[16]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[16]} .single_bit_orig_name {adddec0/flash_dout_reg[16]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[16]/Q} .original_name {adddec0/flash_dout_reg[16]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[18]} .original_name {{adddec0/flash_dout_reg[18]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[18]} .single_bit_orig_name {adddec0/flash_dout_reg[18]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[18]/Q} .original_name {adddec0/flash_dout_reg[18]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[19]} .original_name {{adddec0/flash_dout_reg[19]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[19]} .single_bit_orig_name {adddec0/flash_dout_reg[19]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[19]/Q} .original_name {adddec0/flash_dout_reg[19]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[20]} .original_name {{adddec0/flash_dout_reg[20]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[20]} .single_bit_orig_name {adddec0/flash_dout_reg[20]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[20]/Q} .original_name {adddec0/flash_dout_reg[20]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[21]} .original_name {{adddec0/flash_dout_reg[21]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[21]} .single_bit_orig_name {adddec0/flash_dout_reg[21]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[21]/Q} .original_name {adddec0/flash_dout_reg[21]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[22]} .original_name {{adddec0/flash_dout_reg[22]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[22]} .single_bit_orig_name {adddec0/flash_dout_reg[22]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[22]/Q} .original_name {adddec0/flash_dout_reg[22]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[23]} .original_name {{adddec0/flash_dout_reg[23]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[23]} .single_bit_orig_name {adddec0/flash_dout_reg[23]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[23]/Q} .original_name {adddec0/flash_dout_reg[23]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[24]} .original_name {{adddec0/flash_dout_reg[24]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[24]} .single_bit_orig_name {adddec0/flash_dout_reg[24]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[24]/Q} .original_name {adddec0/flash_dout_reg[24]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[25]} .original_name {{adddec0/flash_dout_reg[25]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[25]} .single_bit_orig_name {adddec0/flash_dout_reg[25]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[25]/Q} .original_name {adddec0/flash_dout_reg[25]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[26]} .original_name {{adddec0/flash_dout_reg[26]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[26]} .single_bit_orig_name {adddec0/flash_dout_reg[26]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[26]/Q} .original_name {adddec0/flash_dout_reg[26]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[27]} .original_name {{adddec0/flash_dout_reg[27]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[27]} .single_bit_orig_name {adddec0/flash_dout_reg[27]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[27]/Q} .original_name {adddec0/flash_dout_reg[27]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[28]} .original_name {{adddec0/flash_dout_reg[28]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[28]} .single_bit_orig_name {adddec0/flash_dout_reg[28]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[28]/Q} .original_name {adddec0/flash_dout_reg[28]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[29]} .original_name {{adddec0/flash_dout_reg[29]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[29]} .single_bit_orig_name {adddec0/flash_dout_reg[29]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[29]/Q} .original_name {adddec0/flash_dout_reg[29]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[30]} .original_name {{adddec0/flash_dout_reg[30]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[30]} .single_bit_orig_name {adddec0/flash_dout_reg[30]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[30]/Q} .original_name {adddec0/flash_dout_reg[30]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[31]} .original_name {{adddec0/flash_dout_reg[31]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[31]} .single_bit_orig_name {adddec0/flash_dout_reg[31]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[31]/Q} .original_name {adddec0/flash_dout_reg[31]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[10]} .original_name {{adddec0/mem_en_periph[10]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[10]} .single_bit_orig_name {adddec0/mem_en_periph[10]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[10]/Q} .original_name {adddec0/mem_en_periph[10]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[3]} .original_name {{adddec0/mem_en_periph[3]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[3]} .single_bit_orig_name {adddec0/mem_en_periph[3]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[3]/Q} .original_name {adddec0/mem_en_periph[3]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[1]} .original_name {{adddec0/mem_sel_periph_int[1]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[1]} .single_bit_orig_name {adddec0/mem_sel_periph_int[1]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[1]/Q} .original_name {adddec0/mem_sel_periph_int[1]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[0]} .original_name {{adddec0/mem_en_periph[0]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[0]} .single_bit_orig_name {adddec0/mem_en_periph[0]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[0]/Q} .original_name {adddec0/mem_en_periph[0]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[8]} .original_name {{adddec0/mem_en_periph[8]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[8]} .single_bit_orig_name {adddec0/mem_en_periph[8]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[8]/Q} .original_name {adddec0/mem_en_periph[8]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[9]} .original_name {{adddec0/mem_en_periph[9]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[9]} .single_bit_orig_name {adddec0/mem_en_periph[9]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[9]/Q} .original_name {adddec0/mem_en_periph[9]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[5]} .original_name {{adddec0/mem_en_periph[5]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[5]} .single_bit_orig_name {adddec0/mem_en_periph[5]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[5]/Q} .original_name {adddec0/mem_en_periph[5]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[1]} .original_name {{adddec0/mem_en_periph[1]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[1]} .single_bit_orig_name {adddec0/mem_en_periph[1]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[1]/Q} .original_name {adddec0/mem_en_periph[1]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[7]} .original_name {{adddec0/mem_sel_periph_int[7]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[7]} .single_bit_orig_name {adddec0/mem_sel_periph_int[7]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[7]/Q} .original_name {adddec0/mem_sel_periph_int[7]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[0]} .original_name {{adddec0/mem_sel_periph_int[0]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[0]} .single_bit_orig_name {adddec0/mem_sel_periph_int[0]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[0]/Q} .original_name {adddec0/mem_sel_periph_int[0]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[8]} .original_name {{adddec0/mem_sel_periph_int[8]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[8]} .single_bit_orig_name {adddec0/mem_sel_periph_int[8]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[8]/Q} .original_name {adddec0/mem_sel_periph_int[8]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[9]} .original_name {{adddec0/mem_sel_periph_int[9]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[9]} .single_bit_orig_name {adddec0/mem_sel_periph_int[9]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[9]/Q} .original_name {adddec0/mem_sel_periph_int[9]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[5]} .original_name {{adddec0/mem_sel_periph_int[5]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[5]} .single_bit_orig_name {adddec0/mem_sel_periph_int[5]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[5]/Q} .original_name {adddec0/mem_sel_periph_int[5]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[3]} .original_name {{adddec0/mem_sel_periph_int[3]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[3]} .single_bit_orig_name {adddec0/mem_sel_periph_int[3]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[3]/Q} .original_name {adddec0/mem_sel_periph_int[3]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[7]} .original_name {{adddec0/mem_en_periph[7]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[7]} .single_bit_orig_name {adddec0/mem_en_periph[7]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[7]/Q} .original_name {adddec0/mem_en_periph[7]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[2]} .original_name {{adddec0/mem_en_periph[2]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[2]} .single_bit_orig_name {adddec0/mem_en_periph[2]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[2]/Q} .original_name {adddec0/mem_en_periph[2]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[6]} .original_name {{adddec0/mem_en_periph[6]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[6]} .single_bit_orig_name {adddec0/mem_en_periph[6]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[6]/Q} .original_name {adddec0/mem_en_periph[6]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[11]} .original_name {{adddec0/mem_en_periph[11]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[11]} .single_bit_orig_name {adddec0/mem_en_periph[11]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[11]/Q} .original_name {adddec0/mem_en_periph[11]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[12]} .original_name {{adddec0/mem_en_periph[12]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[12]} .single_bit_orig_name {adddec0/mem_en_periph[12]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[12]/Q} .original_name {adddec0/mem_en_periph[12]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[13]} .original_name {{adddec0/mem_en_periph[13]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[13]} .single_bit_orig_name {adddec0/mem_en_periph[13]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[13]/Q} .original_name {adddec0/mem_en_periph[13]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[14]} .original_name {{adddec0/mem_en_periph[14]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[14]} .single_bit_orig_name {adddec0/mem_en_periph[14]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[14]/Q} .original_name {adddec0/mem_en_periph[14]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[2]} .original_name {{adddec0/mem_sel_periph_int[2]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[2]} .single_bit_orig_name {adddec0/mem_sel_periph_int[2]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[2]/Q} .original_name {adddec0/mem_sel_periph_int[2]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[6]} .original_name {{adddec0/mem_sel_periph_int[6]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[6]} .single_bit_orig_name {adddec0/mem_sel_periph_int[6]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[6]/Q} .original_name {adddec0/mem_sel_periph_int[6]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[11]} .original_name {{adddec0/mem_sel_periph_int[11]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[11]} .single_bit_orig_name {adddec0/mem_sel_periph_int[11]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[11]/Q} .original_name {adddec0/mem_sel_periph_int[11]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[12]} .original_name {{adddec0/mem_sel_periph_int[12]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[12]} .single_bit_orig_name {adddec0/mem_sel_periph_int[12]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[12]/Q} .original_name {adddec0/mem_sel_periph_int[12]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[13]} .original_name {{adddec0/mem_sel_periph_int[13]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[13]} .single_bit_orig_name {adddec0/mem_sel_periph_int[13]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[13]/Q} .original_name {adddec0/mem_sel_periph_int[13]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[14]} .original_name {{adddec0/mem_sel_periph_int[14]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[14]} .single_bit_orig_name {adddec0/mem_sel_periph_int[14]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[14]/Q} .original_name {adddec0/mem_sel_periph_int[14]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[4]} .original_name {{adddec0/mem_en_periph[4]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[4]} .single_bit_orig_name {adddec0/mem_en_periph[4]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[4]/Q} .original_name {adddec0/mem_en_periph[4]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[15]} .original_name {{adddec0/mem_en_periph[15]}}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[15]} .single_bit_orig_name {adddec0/mem_en_periph[15]}
set_db -quiet {inst:MCU/adddec0/mem_en_periph_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_periph_reg[15]/Q} .original_name {adddec0/mem_en_periph[15]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[2]} .original_name {{adddec0/mem_sel_int[2]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[2]} .single_bit_orig_name {adddec0/mem_sel_int[2]}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_int_reg[2]/Q} .original_name {adddec0/mem_sel_int[2]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[1]} .original_name {{adddec0/mem_sel_int[1]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[1]} .single_bit_orig_name {adddec0/mem_sel_int[1]}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_int_reg[1]/Q} .original_name {adddec0/mem_sel_int[1]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[0]} .original_name {{adddec0/mem_sel_int[0]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[0]} .single_bit_orig_name {adddec0/mem_sel_int[0]}
set_db -quiet {inst:MCU/adddec0/mem_sel_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_int_reg[0]/Q} .original_name {adddec0/mem_sel_int[0]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[4]} .original_name {{adddec0/mem_sel_periph_int[4]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[4]} .single_bit_orig_name {adddec0/mem_sel_periph_int[4]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[4]/Q} .original_name {adddec0/mem_sel_periph_int[4]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[10]} .original_name {{adddec0/mem_sel_periph_int[10]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[10]} .single_bit_orig_name {adddec0/mem_sel_periph_int[10]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[10]/Q} .original_name {adddec0/mem_sel_periph_int[10]/q}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[15]} .original_name {{adddec0/mem_sel_periph_int[15]}}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[15]} .single_bit_orig_name {adddec0/mem_sel_periph_int[15]}
set_db -quiet {inst:MCU/adddec0/mem_sel_periph_int_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_sel_periph_int_reg[15]/Q} .original_name {adddec0/mem_sel_periph_int[15]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[25]} .original_name {{adddec0/write_data[25]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[25]} .single_bit_orig_name {adddec0/write_data[25]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[25]/Q} .original_name {adddec0/write_data[25]/q}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[7]} .original_name {{adddec0/addr_periph[7]}}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[7]} .single_bit_orig_name {adddec0/addr_periph[7]}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/addr_periph_reg[7]/Q} .original_name {adddec0/addr_periph[7]/q}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[4]} .original_name {{adddec0/addr_periph[4]}}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[4]} .single_bit_orig_name {adddec0/addr_periph[4]}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/addr_periph_reg[4]/Q} .original_name {adddec0/addr_periph[4]/q}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[5]} .original_name {{adddec0/addr_periph[5]}}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[5]} .single_bit_orig_name {adddec0/addr_periph[5]}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/addr_periph_reg[5]/Q} .original_name {adddec0/addr_periph[5]/q}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[3]} .original_name {{adddec0/addr_periph[3]}}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[3]} .single_bit_orig_name {adddec0/addr_periph[3]}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/addr_periph_reg[3]/Q} .original_name {adddec0/addr_periph[3]/q}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[2]} .original_name {{adddec0/addr_periph[2]}}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[2]} .single_bit_orig_name {adddec0/addr_periph[2]}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/addr_periph_reg[2]/Q} .original_name {adddec0/addr_periph[2]/q}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[0]} .original_name {{adddec0/wen_periph[0]}}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[0]} .single_bit_orig_name {adddec0/wen_periph[0]}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/wen_periph_reg[0]/Q} .original_name {adddec0/wen_periph[0]/q}
set_db -quiet inst:MCU/adddec0/mem_sel_flash_int_reg .original_name adddec0/mem_sel_flash_int
set_db -quiet inst:MCU/adddec0/mem_sel_flash_int_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/adddec0/mem_sel_flash_int_reg .single_bit_orig_name adddec0/mem_sel_flash_int
set_db -quiet inst:MCU/adddec0/mem_sel_flash_int_reg .gint_phase_inversion false
set_db -quiet pin:MCU/adddec0/mem_sel_flash_int_reg/Q .original_name adddec0/mem_sel_flash_int/q
set_db -quiet {inst:MCU/adddec0/write_data_reg[19]} .original_name {{adddec0/write_data[19]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[19]} .single_bit_orig_name {adddec0/write_data[19]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[19]/Q} .original_name {adddec0/write_data[19]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[20]} .original_name {{adddec0/write_data[20]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[20]} .single_bit_orig_name {adddec0/write_data[20]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[20]/Q} .original_name {adddec0/write_data[20]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[21]} .original_name {{adddec0/write_data[21]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[21]} .single_bit_orig_name {adddec0/write_data[21]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[21]/Q} .original_name {adddec0/write_data[21]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[22]} .original_name {{adddec0/write_data[22]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[22]} .single_bit_orig_name {adddec0/write_data[22]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[22]/Q} .original_name {adddec0/write_data[22]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[23]} .original_name {{adddec0/write_data[23]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[23]} .single_bit_orig_name {adddec0/write_data[23]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[23]/Q} .original_name {adddec0/write_data[23]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[24]} .original_name {{adddec0/write_data[24]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[24]} .single_bit_orig_name {adddec0/write_data[24]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[24]/Q} .original_name {adddec0/write_data[24]/q}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[6]} .original_name {{adddec0/addr_periph[6]}}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[6]} .single_bit_orig_name {adddec0/addr_periph[6]}
set_db -quiet {inst:MCU/adddec0/addr_periph_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/addr_periph_reg[6]/Q} .original_name {adddec0/addr_periph[6]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[27]} .original_name {{adddec0/write_data[27]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[27]} .single_bit_orig_name {adddec0/write_data[27]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[27]/Q} .original_name {adddec0/write_data[27]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[28]} .original_name {{adddec0/write_data[28]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[28]} .single_bit_orig_name {adddec0/write_data[28]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[28]/Q} .original_name {adddec0/write_data[28]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[29]} .original_name {{adddec0/write_data[29]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[29]} .single_bit_orig_name {adddec0/write_data[29]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[29]/Q} .original_name {adddec0/write_data[29]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[31]} .original_name {{adddec0/write_data[31]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[31]} .single_bit_orig_name {adddec0/write_data[31]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[31]/Q} .original_name {adddec0/write_data[31]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[0]} .original_name {{adddec0/flash_dout_reg[0]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[0]} .single_bit_orig_name {adddec0/flash_dout_reg[0]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[0]/Q} .original_name {adddec0/flash_dout_reg[0]/q}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[17]} .original_name {{adddec0/flash_dout_reg[17]}}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[17]} .single_bit_orig_name {adddec0/flash_dout_reg[17]}
set_db -quiet {inst:MCU/adddec0/flash_dout_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/flash_dout_reg_reg[17]/Q} .original_name {adddec0/flash_dout_reg[17]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[14]} .original_name {{adddec0/write_data[14]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[14]} .single_bit_orig_name {adddec0/write_data[14]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[14]/Q} .original_name {adddec0/write_data[14]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[26]} .original_name {{adddec0/write_data[26]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[26]} .single_bit_orig_name {adddec0/write_data[26]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[26]/Q} .original_name {adddec0/write_data[26]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[30]} .original_name {{adddec0/write_data[30]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[30]} .single_bit_orig_name {adddec0/write_data[30]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[30]/Q} .original_name {adddec0/write_data[30]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[18]} .original_name {{adddec0/write_data[18]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[18]} .single_bit_orig_name {adddec0/write_data[18]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[18]/Q} .original_name {adddec0/write_data[18]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[2]} .original_name {{adddec0/write_data[2]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[2]} .single_bit_orig_name {adddec0/write_data[2]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[2]/Q} .original_name {adddec0/write_data[2]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[10]} .original_name {{adddec0/write_data[10]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[10]} .single_bit_orig_name {adddec0/write_data[10]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[10]/Q} .original_name {adddec0/write_data[10]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[0]} .original_name {{adddec0/write_data[0]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[0]} .single_bit_orig_name {adddec0/write_data[0]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[0]/Q} .original_name {adddec0/write_data[0]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[1]} .original_name {{adddec0/write_data[1]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[1]} .single_bit_orig_name {adddec0/write_data[1]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[1]/Q} .original_name {adddec0/write_data[1]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[4]} .original_name {{adddec0/write_data[4]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[4]} .single_bit_orig_name {adddec0/write_data[4]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[4]/Q} .original_name {adddec0/write_data[4]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[5]} .original_name {{adddec0/write_data[5]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[5]} .single_bit_orig_name {adddec0/write_data[5]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[5]/Q} .original_name {adddec0/write_data[5]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[6]} .original_name {{adddec0/write_data[6]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[6]} .single_bit_orig_name {adddec0/write_data[6]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[6]/Q} .original_name {adddec0/write_data[6]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[7]} .original_name {{adddec0/write_data[7]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[7]} .single_bit_orig_name {adddec0/write_data[7]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[7]/Q} .original_name {adddec0/write_data[7]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[8]} .original_name {{adddec0/write_data[8]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[8]} .single_bit_orig_name {adddec0/write_data[8]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[8]/Q} .original_name {adddec0/write_data[8]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[9]} .original_name {{adddec0/write_data[9]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[9]} .single_bit_orig_name {adddec0/write_data[9]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[9]/Q} .original_name {adddec0/write_data[9]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[11]} .original_name {{adddec0/write_data[11]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[11]} .single_bit_orig_name {adddec0/write_data[11]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[11]/Q} .original_name {adddec0/write_data[11]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[12]} .original_name {{adddec0/write_data[12]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[12]} .single_bit_orig_name {adddec0/write_data[12]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[12]/Q} .original_name {adddec0/write_data[12]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[13]} .original_name {{adddec0/write_data[13]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[13]} .single_bit_orig_name {adddec0/write_data[13]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[13]/Q} .original_name {adddec0/write_data[13]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[15]} .original_name {{adddec0/write_data[15]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[15]} .single_bit_orig_name {adddec0/write_data[15]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[15]/Q} .original_name {adddec0/write_data[15]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[16]} .original_name {{adddec0/write_data[16]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[16]} .single_bit_orig_name {adddec0/write_data[16]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[16]/Q} .original_name {adddec0/write_data[16]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[17]} .original_name {{adddec0/write_data[17]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[17]} .single_bit_orig_name {adddec0/write_data[17]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[17]/Q} .original_name {adddec0/write_data[17]/q}
set_db -quiet {inst:MCU/adddec0/write_data_reg[3]} .original_name {{adddec0/write_data[3]}}
set_db -quiet {inst:MCU/adddec0/write_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/write_data_reg[3]} .single_bit_orig_name {adddec0/write_data[3]}
set_db -quiet {inst:MCU/adddec0/write_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/write_data_reg[3]/Q} .original_name {adddec0/write_data[3]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[0]} .original_name {{adddec0/mem_en[0]}}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_reg[0]} .single_bit_orig_name {adddec0/mem_en[0]}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_reg[0]/Q} .original_name {adddec0/mem_en[0]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[1]} .original_name {{adddec0/mem_en[1]}}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_reg[1]} .single_bit_orig_name {adddec0/mem_en[1]}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_reg[1]/Q} .original_name {adddec0/mem_en[1]/q}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[2]} .original_name {{adddec0/mem_en[2]}}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mem_en_reg[2]} .single_bit_orig_name {adddec0/mem_en[2]}
set_db -quiet {inst:MCU/adddec0/mem_en_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mem_en_reg[2]/Q} .original_name {adddec0/mem_en[2]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[18]} .original_name {{adddec0/mab_out[18]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[18]} .single_bit_orig_name {adddec0/mab_out[18]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[18]/Q} .original_name {adddec0/mab_out[18]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[21]} .original_name {{adddec0/mab_out[21]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[21]} .single_bit_orig_name {adddec0/mab_out[21]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[21]/Q} .original_name {adddec0/mab_out[21]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[20]} .original_name {{adddec0/mab_out[20]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[20]} .single_bit_orig_name {adddec0/mab_out[20]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[20]/Q} .original_name {adddec0/mab_out[20]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[23]} .original_name {{adddec0/mab_out[23]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[23]} .single_bit_orig_name {adddec0/mab_out[23]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[23]/Q} .original_name {adddec0/mab_out[23]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[22]} .original_name {{adddec0/mab_out[22]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[22]} .single_bit_orig_name {adddec0/mab_out[22]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[22]/Q} .original_name {adddec0/mab_out[22]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[0]} .original_name {{adddec0/mab_out[0]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[0]} .single_bit_orig_name {adddec0/mab_out[0]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[0]/Q} .original_name {adddec0/mab_out[0]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[19]} .original_name {{adddec0/mab_out[19]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[19]} .single_bit_orig_name {adddec0/mab_out[19]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[19]/Q} .original_name {adddec0/mab_out[19]/q}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[1]} .original_name {{adddec0/wen_periph[1]}}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[1]} .single_bit_orig_name {adddec0/wen_periph[1]}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/wen_periph_reg[1]/Q} .original_name {adddec0/wen_periph[1]/q}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[2]} .original_name {{adddec0/wen_periph[2]}}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[2]} .single_bit_orig_name {adddec0/wen_periph[2]}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/wen_periph_reg[2]/Q} .original_name {adddec0/wen_periph[2]/q}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[3]} .original_name {{adddec0/wen_periph[3]}}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[3]} .single_bit_orig_name {adddec0/wen_periph[3]}
set_db -quiet {inst:MCU/adddec0/wen_periph_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/wen_periph_reg[3]/Q} .original_name {adddec0/wen_periph[3]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[1]} .original_name {{adddec0/mab_out[1]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[1]} .single_bit_orig_name {adddec0/mab_out[1]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[1]/Q} .original_name {adddec0/mab_out[1]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[8]} .original_name {{adddec0/mab_out[8]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[8]} .single_bit_orig_name {adddec0/mab_out[8]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[8]/Q} .original_name {adddec0/mab_out[8]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[14]} .original_name {{adddec0/mab_out[14]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[14]} .single_bit_orig_name {adddec0/mab_out[14]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[14]/Q} .original_name {adddec0/mab_out[14]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[17]} .original_name {{adddec0/mab_out[17]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[17]} .single_bit_orig_name {adddec0/mab_out[17]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[17]/Q} .original_name {adddec0/mab_out[17]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[10]} .original_name {{adddec0/mab_out[10]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[10]} .single_bit_orig_name {adddec0/mab_out[10]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[10]/Q} .original_name {adddec0/mab_out[10]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[11]} .original_name {{adddec0/mab_out[11]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[11]} .single_bit_orig_name {adddec0/mab_out[11]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[11]/Q} .original_name {adddec0/mab_out[11]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[12]} .original_name {{adddec0/mab_out[12]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[12]} .single_bit_orig_name {adddec0/mab_out[12]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[12]/Q} .original_name {adddec0/mab_out[12]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[13]} .original_name {{adddec0/mab_out[13]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[13]} .single_bit_orig_name {adddec0/mab_out[13]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[13]/Q} .original_name {adddec0/mab_out[13]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[9]} .original_name {{adddec0/mab_out[9]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[9]} .single_bit_orig_name {adddec0/mab_out[9]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[9]/Q} .original_name {adddec0/mab_out[9]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[15]} .original_name {{adddec0/mab_out[15]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[15]} .single_bit_orig_name {adddec0/mab_out[15]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[15]/Q} .original_name {adddec0/mab_out[15]/q}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[16]} .original_name {{adddec0/mab_out[16]}}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/adddec0/mab_out_reg[16]} .single_bit_orig_name {adddec0/mab_out[16]}
set_db -quiet {inst:MCU/adddec0/mab_out_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/adddec0/mab_out_reg[16]/Q} .original_name {adddec0/mab_out[16]/q}
set_db -quiet module:MCU/AFE .hdl_user_name AFE
set_db -quiet module:MCU/AFE .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/AFE_FSM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/AFE.vhd} {../hdl} {}}}
set_db -quiet module:MCU/AFE .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/AFE .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_3 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_3 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_3 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_3 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST7/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST7/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_4 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_4 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_4 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_4 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST8/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST8/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_5 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_5 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_5 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_5 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST9/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST9/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_6 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_6 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_6 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_6 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST10/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST10/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_7 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_7 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_7 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_7 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST11/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST11/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_8 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_8 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_8 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_8 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST12/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST12/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_9 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_9 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_9 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_9 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST13/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST13/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_10 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_10 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_10 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_10 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST14/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST14/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_11 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST15/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST15/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_12 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_12 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_12 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_12 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST16/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST16/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_13 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_13 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_13 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_13 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST17/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST17/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_14 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_14 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_14 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_14 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST18/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST18/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_15 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_15 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_15 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_15 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST19/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST19/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_16 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_16 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_16 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_16 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST20/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST20/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_17 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_17 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_17 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_17 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST21/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST21/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_18 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_18 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_18 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_18 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST22/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST22/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_19 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_19 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_19 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_19 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST23/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST23/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_20 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_20 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_20 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_20 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST24/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST24/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_21 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_21 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_21 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_21 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST25/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST25/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_22 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_22 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_22 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_22 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST26/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST26/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_23 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_23 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_23 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_23 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST27/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST27/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_24 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_24 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_24 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_24 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST28/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST28/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_25 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_25 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_25 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_25 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST29/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST29/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_26 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_26 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_26 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_26 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST30/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST30/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_27 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_27 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_27 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_27 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST31/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST31/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_28 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_28 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_28 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_28 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST32/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST32/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_29 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_29 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_29 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_29 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST33/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST33/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_30 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_30 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_30 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_30 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST34/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/RC_CG_HIER_INST34/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/AFE_FSM .hdl_user_name AFE_FSM
set_db -quiet module:MCU/AFE_FSM .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/AFE_FSM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/AFE_FSM .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/AFE_FSM .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/ClkGate_68 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_68 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_68 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_68 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/afe0/adc_fsm/cg_dsadc/CG1 .original_name afe0/adc_fsm/cg_dsadc/CG1
set_db -quiet inst:MCU/afe0/adc_fsm/cg_dsadc/CG1 .single_bit_orig_name afe0/adc_fsm/cg_dsadc/CG1
set_db -quiet inst:MCU/afe0/adc_fsm/cg_dsadc/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/afe0/adc_fsm/cg_dsadc/CG1/ECK .original_name afe0/adc_fsm/cg_dsadc/CG1/ECK
set_db -quiet module:MCU/counter_upd .hdl_user_name counter_upd
set_db -quiet module:MCU/counter_upd .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/AFE_FSM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/counter_upd .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/counter_upd .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_31 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_31 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_31 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_31 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/adc_fsm/counter/RC_CG_HIER_INST35/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/adc_fsm/counter/RC_CG_HIER_INST35/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[0]} .original_name {{afe0/adc_fsm/counter/count_reg[0]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[0]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[0]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[0]/Q} .original_name {afe0/adc_fsm/counter/count_reg[0]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[0]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[1]} .original_name {{afe0/adc_fsm/counter/count_reg[1]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[1]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[1]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[1]/Q} .original_name {afe0/adc_fsm/counter/count_reg[1]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[1]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[2]} .original_name {{afe0/adc_fsm/counter/count_reg[2]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[2]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[2]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[2]/Q} .original_name {afe0/adc_fsm/counter/count_reg[2]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[2]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[3]} .original_name {{afe0/adc_fsm/counter/count_reg[3]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[3]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[3]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[3]/Q} .original_name {afe0/adc_fsm/counter/count_reg[3]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[3]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[4]} .original_name {{afe0/adc_fsm/counter/count_reg[4]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[4]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[4]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[4]/Q} .original_name {afe0/adc_fsm/counter/count_reg[4]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[4]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[5]} .original_name {{afe0/adc_fsm/counter/count_reg[5]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[5]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[5]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[5]/Q} .original_name {afe0/adc_fsm/counter/count_reg[5]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[5]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[6]} .original_name {{afe0/adc_fsm/counter/count_reg[6]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[6]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[6]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[6]/Q} .original_name {afe0/adc_fsm/counter/count_reg[6]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[6]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[7]} .original_name {{afe0/adc_fsm/counter/count_reg[7]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[7]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[7]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[7]/Q} .original_name {afe0/adc_fsm/counter/count_reg[7]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[7]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[8]} .original_name {{afe0/adc_fsm/counter/count_reg[8]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[8]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[8]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[8]/Q} .original_name {afe0/adc_fsm/counter/count_reg[8]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[8]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[9]} .original_name {{afe0/adc_fsm/counter/count_reg[9]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[9]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[9]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[9]/Q} .original_name {afe0/adc_fsm/counter/count_reg[9]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[9]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[10]} .original_name {{afe0/adc_fsm/counter/count_reg[10]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[10]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[10]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[10]/Q} .original_name {afe0/adc_fsm/counter/count_reg[10]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[10]/Q} .dont_touch false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[11]} .original_name {{afe0/adc_fsm/counter/count_reg[11]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[11]} .single_bit_orig_name {afe0/adc_fsm/counter/count_reg[11]}
set_db -quiet {inst:MCU/afe0/adc_fsm/counter/count_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[11]/Q} .original_name {afe0/adc_fsm/counter/count_reg[11]/q}
set_db -quiet {pin:MCU/afe0/adc_fsm/counter/count_reg_reg[11]/Q} .dont_touch false
set_db -quiet module:MCU/dual_slope_fsm2 .is_sop_cluster true
set_db -quiet module:MCU/dual_slope_fsm2 .hdl_user_name dual_slope_fsm2
set_db -quiet module:MCU/dual_slope_fsm2 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/AFE_FSM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/dual_slope_fsm2 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/dual_slope_fsm2 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_32 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_32 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_32 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_32 .boundary_opto strict_no
set_db -quiet inst:MCU/afe0/adc_fsm/fsm/RC_CG_HIER_INST36/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/afe0/adc_fsm/fsm/RC_CG_HIER_INST36/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet inst:MCU/afe0/adc_fsm/fsm/counter_en_reg_reg .original_name afe0/adc_fsm/fsm/counter_en_reg
set_db -quiet inst:MCU/afe0/adc_fsm/fsm/counter_en_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/afe0/adc_fsm/fsm/counter_en_reg_reg .single_bit_orig_name afe0/adc_fsm/fsm/counter_en_reg
set_db -quiet inst:MCU/afe0/adc_fsm/fsm/counter_en_reg_reg .gint_phase_inversion false
set_db -quiet pin:MCU/afe0/adc_fsm/fsm/counter_en_reg_reg/Q .original_name afe0/adc_fsm/fsm/counter_en_reg/q
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[0]} .original_name {{afe0/adc_fsm/fsm/result_latch[0]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[0]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[0]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[0]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[0]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[1]} .original_name {{afe0/adc_fsm/fsm/result_latch[1]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[1]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[1]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[1]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[1]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[2]} .original_name {{afe0/adc_fsm/fsm/result_latch[2]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[2]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[2]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[2]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[2]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[3]} .original_name {{afe0/adc_fsm/fsm/result_latch[3]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[3]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[3]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[3]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[3]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[4]} .original_name {{afe0/adc_fsm/fsm/result_latch[4]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[4]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[4]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[4]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[4]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[5]} .original_name {{afe0/adc_fsm/fsm/result_latch[5]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[5]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[5]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[5]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[5]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[6]} .original_name {{afe0/adc_fsm/fsm/result_latch[6]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[6]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[6]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[6]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[6]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[7]} .original_name {{afe0/adc_fsm/fsm/result_latch[7]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[7]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[7]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[7]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[7]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[8]} .original_name {{afe0/adc_fsm/fsm/result_latch[8]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[8]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[8]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[8]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[8]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[9]} .original_name {{afe0/adc_fsm/fsm/result_latch[9]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[9]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[9]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[9]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[9]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[10]} .original_name {{afe0/adc_fsm/fsm/result_latch[10]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[10]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[10]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[10]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[10]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[11]} .original_name {{afe0/adc_fsm/fsm/result_latch[11]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[11]} .single_bit_orig_name {afe0/adc_fsm/fsm/result_latch[11]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/result_latch_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/result_latch_reg[11]/Q} .original_name {afe0/adc_fsm/fsm/result_latch[11]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[0]} .original_name {{afe0/adc_fsm/fsm/state[0]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[0]} .single_bit_orig_name {afe0/adc_fsm/fsm/state[0]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/state_reg[0]/Q} .original_name {afe0/adc_fsm/fsm/state[0]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[1]} .original_name {{afe0/adc_fsm/fsm/state[1]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[1]} .single_bit_orig_name {afe0/adc_fsm/fsm/state[1]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/state_reg[1]/Q} .original_name {afe0/adc_fsm/fsm/state[1]/q}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[2]} .original_name {{afe0/adc_fsm/fsm/state[2]}}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[2]} .single_bit_orig_name {afe0/adc_fsm/fsm/state[2]}
set_db -quiet {inst:MCU/afe0/adc_fsm/fsm/state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/adc_fsm/fsm/state_reg[2]/Q} .original_name {afe0/adc_fsm/fsm/state[2]/q}
set_db -quiet module:MCU/ClkGate_8174 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8174 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8174 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8174 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/afe0/cg_clk_afe/CG1 .original_name afe0/cg_clk_afe/CG1
set_db -quiet inst:MCU/afe0/cg_clk_afe/CG1 .single_bit_orig_name afe0/cg_clk_afe/CG1
set_db -quiet inst:MCU/afe0/cg_clk_afe/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/afe0/cg_clk_afe/CG1/ECK .original_name afe0/cg_clk_afe/CG1/ECK
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[2]} .original_name {{afe0/AFE_CR[2]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[2]} .single_bit_orig_name {afe0/AFE_CR[2]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[2]/Q} .original_name {afe0/AFE_CR[2]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[4]} .original_name {{afe0/AFE_CR[4]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[4]} .single_bit_orig_name {afe0/AFE_CR[4]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[4]/Q} .original_name {afe0/AFE_CR[4]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[5]} .original_name {{afe0/AFE_CR[5]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[5]} .single_bit_orig_name {afe0/AFE_CR[5]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[5]/Q} .original_name {afe0/AFE_CR[5]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[6]} .original_name {{afe0/AFE_CR[6]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[6]} .single_bit_orig_name {afe0/AFE_CR[6]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[6]/Q} .original_name {afe0/AFE_CR[6]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[7]} .original_name {{afe0/AFE_CR[7]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[7]} .single_bit_orig_name {afe0/AFE_CR[7]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[7]/Q} .original_name {afe0/AFE_CR[7]/q}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[2]} .original_name {{afe0/AFE_SR_ltch[2]}}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[2]} .single_bit_orig_name {afe0/AFE_SR_ltch[2]}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_SR_ltch_reg[2]/Q} .original_name {afe0/AFE_SR_ltch[2]/q}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[3]} .original_name {{afe0/AFE_SR_ltch[3]}}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[3]} .single_bit_orig_name {afe0/AFE_SR_ltch[3]}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_SR_ltch_reg[3]/Q} .original_name {afe0/AFE_SR_ltch[3]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[2]} .original_name {{afe0/AFE_TPR[2]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[2]} .single_bit_orig_name {afe0/AFE_TPR[2]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[2]/Q} .original_name {afe0/AFE_TPR[2]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[5]} .original_name {{afe0/AFE_TPR[5]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[5]} .single_bit_orig_name {afe0/AFE_TPR[5]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[5]/Q} .original_name {afe0/AFE_TPR[5]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[6]} .original_name {{afe0/AFE_TPR[6]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[6]} .single_bit_orig_name {afe0/AFE_TPR[6]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[6]/Q} .original_name {afe0/AFE_TPR[6]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[7]} .original_name {{afe0/AFE_TPR[7]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[7]} .single_bit_orig_name {afe0/AFE_TPR[7]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[7]/Q} .original_name {afe0/AFE_TPR[7]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[11]} .original_name {{afe0/AFE_TPR[11]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[11]} .single_bit_orig_name {afe0/AFE_TPR[11]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[11]/Q} .original_name {afe0/AFE_TPR[11]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[12]} .original_name {{afe0/AFE_TPR[12]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[12]} .single_bit_orig_name {afe0/AFE_TPR[12]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[12]/Q} .original_name {afe0/AFE_TPR[12]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[15]} .original_name {{afe0/AFE_TPR[15]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[15]} .single_bit_orig_name {afe0/AFE_TPR[15]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[15]/Q} .original_name {afe0/AFE_TPR[15]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[16]} .original_name {{afe0/AFE_TPR[16]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[16]} .single_bit_orig_name {afe0/AFE_TPR[16]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[16]/Q} .original_name {afe0/AFE_TPR[16]/q}
set_db -quiet inst:MCU/afe0/adc_val_written_reg .original_name afe0/adc_val_written
set_db -quiet inst:MCU/afe0/adc_val_written_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/afe0/adc_val_written_reg .single_bit_orig_name afe0/adc_val_written
set_db -quiet inst:MCU/afe0/adc_val_written_reg .gint_phase_inversion false
set_db -quiet pin:MCU/afe0/adc_val_written_reg/QN .original_name afe0/adc_val_written/q
set_db -quiet {inst:MCU/afe0/read_data_reg[0]} .original_name {{afe0/read_data[0]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[0]} .single_bit_orig_name {afe0/read_data[0]}
set_db -quiet {inst:MCU/afe0/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[0]/Q} .original_name {afe0/read_data[0]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[1]} .original_name {{afe0/read_data[1]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[1]} .single_bit_orig_name {afe0/read_data[1]}
set_db -quiet {inst:MCU/afe0/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[1]/Q} .original_name {afe0/read_data[1]/q}
set_db -quiet inst:MCU/afe0/clr_adc_data_rdy_if_reg .original_name afe0/clr_adc_data_rdy_if
set_db -quiet inst:MCU/afe0/clr_adc_data_rdy_if_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/afe0/clr_adc_data_rdy_if_reg .single_bit_orig_name afe0/clr_adc_data_rdy_if
set_db -quiet inst:MCU/afe0/clr_adc_data_rdy_if_reg .gint_phase_inversion false
set_db -quiet pin:MCU/afe0/clr_adc_data_rdy_if_reg/Q .original_name afe0/clr_adc_data_rdy_if/q
set_db -quiet inst:MCU/afe0/clr_adc_ovf_if_reg .original_name afe0/clr_adc_ovf_if
set_db -quiet inst:MCU/afe0/clr_adc_ovf_if_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/afe0/clr_adc_ovf_if_reg .single_bit_orig_name afe0/clr_adc_ovf_if
set_db -quiet inst:MCU/afe0/clr_adc_ovf_if_reg .gint_phase_inversion false
set_db -quiet pin:MCU/afe0/clr_adc_ovf_if_reg/Q .original_name afe0/clr_adc_ovf_if/q
set_db -quiet {inst:MCU/afe0/read_data_reg[17]} .original_name {{afe0/read_data[17]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[17]} .single_bit_orig_name {afe0/read_data[17]}
set_db -quiet {inst:MCU/afe0/read_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[17]/Q} .original_name {afe0/read_data[17]/q}
set_db -quiet inst:MCU/afe0/adc_ovf_if_reg .original_name afe0/adc_ovf_if
set_db -quiet inst:MCU/afe0/adc_ovf_if_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/afe0/adc_ovf_if_reg .single_bit_orig_name afe0/adc_ovf_if
set_db -quiet inst:MCU/afe0/adc_ovf_if_reg .gint_phase_inversion false
set_db -quiet pin:MCU/afe0/adc_ovf_if_reg/Q .original_name afe0/adc_ovf_if/q
set_db -quiet inst:MCU/afe0/adc_data_rdy_if_reg .original_name afe0/adc_data_rdy_if
set_db -quiet inst:MCU/afe0/adc_data_rdy_if_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/afe0/adc_data_rdy_if_reg .single_bit_orig_name afe0/adc_data_rdy_if
set_db -quiet inst:MCU/afe0/adc_data_rdy_if_reg .gint_phase_inversion false
set_db -quiet pin:MCU/afe0/adc_data_rdy_if_reg/Q .original_name afe0/adc_data_rdy_if/q
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[23]} .original_name {{afe0/AFE_CR[23]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[23]} .single_bit_orig_name {afe0/AFE_CR[23]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[23]/Q} .original_name {afe0/AFE_CR[23]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[12]} .original_name {{afe0/AFE_CR[12]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[12]} .single_bit_orig_name {afe0/AFE_CR[12]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[12]/Q} .original_name {afe0/AFE_CR[12]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[0]} .original_name {{afe0/AFE_CR[0]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[0]} .single_bit_orig_name {afe0/AFE_CR[0]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[0]/Q} .original_name {afe0/AFE_CR[0]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[1]} .original_name {{afe0/AFE_CR[1]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[1]} .single_bit_orig_name {afe0/AFE_CR[1]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[1]/Q} .original_name {afe0/AFE_CR[1]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[3]} .original_name {{afe0/AFE_CR[3]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[3]} .single_bit_orig_name {afe0/AFE_CR[3]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[3]/Q} .original_name {afe0/AFE_CR[3]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[8]} .original_name {{afe0/AFE_CR[8]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[8]} .single_bit_orig_name {afe0/AFE_CR[8]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[8]/Q} .original_name {afe0/AFE_CR[8]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[9]} .original_name {{afe0/AFE_CR[9]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[9]} .single_bit_orig_name {afe0/AFE_CR[9]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[9]/Q} .original_name {afe0/AFE_CR[9]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[10]} .original_name {{afe0/AFE_CR[10]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[10]} .single_bit_orig_name {afe0/AFE_CR[10]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[10]/Q} .original_name {afe0/AFE_CR[10]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[11]} .original_name {{afe0/AFE_CR[11]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[11]} .single_bit_orig_name {afe0/AFE_CR[11]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[11]/Q} .original_name {afe0/AFE_CR[11]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[13]} .original_name {{afe0/AFE_CR[13]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[13]} .single_bit_orig_name {afe0/AFE_CR[13]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[13]/Q} .original_name {afe0/AFE_CR[13]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[14]} .original_name {{afe0/AFE_CR[14]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[14]} .single_bit_orig_name {afe0/AFE_CR[14]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[14]/Q} .original_name {afe0/AFE_CR[14]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[15]} .original_name {{afe0/AFE_CR[15]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[15]} .single_bit_orig_name {afe0/AFE_CR[15]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[15]/Q} .original_name {afe0/AFE_CR[15]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[16]} .original_name {{afe0/AFE_CR[16]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[16]} .single_bit_orig_name {afe0/AFE_CR[16]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[16]/Q} .original_name {afe0/AFE_CR[16]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[17]} .original_name {{afe0/AFE_CR[17]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[17]} .single_bit_orig_name {afe0/AFE_CR[17]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[17]/Q} .original_name {afe0/AFE_CR[17]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[18]} .original_name {{afe0/AFE_CR[18]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[18]} .single_bit_orig_name {afe0/AFE_CR[18]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[18]/Q} .original_name {afe0/AFE_CR[18]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[19]} .original_name {{afe0/AFE_CR[19]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[19]} .single_bit_orig_name {afe0/AFE_CR[19]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[19]/Q} .original_name {afe0/AFE_CR[19]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[20]} .original_name {{afe0/AFE_CR[20]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[20]} .single_bit_orig_name {afe0/AFE_CR[20]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[20]/Q} .original_name {afe0/AFE_CR[20]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[21]} .original_name {{afe0/AFE_CR[21]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[21]} .single_bit_orig_name {afe0/AFE_CR[21]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[21]/Q} .original_name {afe0/AFE_CR[21]/q}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[22]} .original_name {{afe0/AFE_CR[22]}}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[22]} .single_bit_orig_name {afe0/AFE_CR[22]}
set_db -quiet {inst:MCU/afe0/AFE_CR_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_CR_reg[22]/Q} .original_name {afe0/AFE_CR[22]/q}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[0]} .original_name {{afe0/AFE_SR_ltch[0]}}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[0]} .single_bit_orig_name {afe0/AFE_SR_ltch[0]}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_SR_ltch_reg[0]/Q} .original_name {afe0/AFE_SR_ltch[0]/q}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[1]} .original_name {{afe0/AFE_SR_ltch[1]}}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[1]} .single_bit_orig_name {afe0/AFE_SR_ltch[1]}
set_db -quiet {inst:MCU/afe0/AFE_SR_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_SR_ltch_reg[1]/Q} .original_name {afe0/AFE_SR_ltch[1]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[0]} .original_name {{afe0/AFE_TPR[0]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[0]} .single_bit_orig_name {afe0/AFE_TPR[0]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[0]/Q} .original_name {afe0/AFE_TPR[0]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[1]} .original_name {{afe0/AFE_TPR[1]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[1]} .single_bit_orig_name {afe0/AFE_TPR[1]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[1]/Q} .original_name {afe0/AFE_TPR[1]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[3]} .original_name {{afe0/AFE_TPR[3]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[3]} .single_bit_orig_name {afe0/AFE_TPR[3]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[3]/Q} .original_name {afe0/AFE_TPR[3]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[4]} .original_name {{afe0/AFE_TPR[4]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[4]} .single_bit_orig_name {afe0/AFE_TPR[4]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[4]/Q} .original_name {afe0/AFE_TPR[4]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[8]} .original_name {{afe0/AFE_TPR[8]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[8]} .single_bit_orig_name {afe0/AFE_TPR[8]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[8]/Q} .original_name {afe0/AFE_TPR[8]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[9]} .original_name {{afe0/AFE_TPR[9]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[9]} .single_bit_orig_name {afe0/AFE_TPR[9]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[9]/Q} .original_name {afe0/AFE_TPR[9]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[10]} .original_name {{afe0/AFE_TPR[10]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[10]} .single_bit_orig_name {afe0/AFE_TPR[10]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[10]/Q} .original_name {afe0/AFE_TPR[10]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[13]} .original_name {{afe0/AFE_TPR[13]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[13]} .single_bit_orig_name {afe0/AFE_TPR[13]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[13]/Q} .original_name {afe0/AFE_TPR[13]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[14]} .original_name {{afe0/AFE_TPR[14]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[14]} .single_bit_orig_name {afe0/AFE_TPR[14]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[14]/Q} .original_name {afe0/AFE_TPR[14]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[17]} .original_name {{afe0/AFE_TPR[17]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[17]} .single_bit_orig_name {afe0/AFE_TPR[17]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[17]/Q} .original_name {afe0/AFE_TPR[17]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[18]} .original_name {{afe0/AFE_TPR[18]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[18]} .single_bit_orig_name {afe0/AFE_TPR[18]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[18]/Q} .original_name {afe0/AFE_TPR[18]/q}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[19]} .original_name {{afe0/AFE_TPR[19]}}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[19]} .single_bit_orig_name {afe0/AFE_TPR[19]}
set_db -quiet {inst:MCU/afe0/AFE_TPR_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/AFE_TPR_reg[19]/Q} .original_name {afe0/AFE_TPR[19]/q}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[0]} .original_name {{afe0/BIAS_ADJ_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[0]} .single_bit_orig_name {afe0/BIAS_ADJ_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_ADJ_int_reg[0]/Q} .original_name {afe0/BIAS_ADJ_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[1]} .original_name {{afe0/BIAS_ADJ_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[1]} .single_bit_orig_name {afe0/BIAS_ADJ_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_ADJ_int_reg[1]/Q} .original_name {afe0/BIAS_ADJ_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[2]} .original_name {{afe0/BIAS_ADJ_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[2]} .single_bit_orig_name {afe0/BIAS_ADJ_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_ADJ_int_reg[2]/Q} .original_name {afe0/BIAS_ADJ_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[3]} .original_name {{afe0/BIAS_ADJ_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[3]} .single_bit_orig_name {afe0/BIAS_ADJ_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_ADJ_int_reg[3]/Q} .original_name {afe0/BIAS_ADJ_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[4]} .original_name {{afe0/BIAS_ADJ_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[4]} .single_bit_orig_name {afe0/BIAS_ADJ_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_ADJ_int_reg[4]/Q} .original_name {afe0/BIAS_ADJ_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[5]} .original_name {{afe0/BIAS_ADJ_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[5]} .single_bit_orig_name {afe0/BIAS_ADJ_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_ADJ_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_ADJ_int_reg[5]/Q} .original_name {afe0/BIAS_ADJ_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[0]} .original_name {{afe0/BIAS_CR[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[0]} .single_bit_orig_name {afe0/BIAS_CR[0]}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_CR_reg[0]/Q} .original_name {afe0/BIAS_CR[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[1]} .original_name {{afe0/BIAS_CR[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[1]} .single_bit_orig_name {afe0/BIAS_CR[1]}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_CR_reg[1]/Q} .original_name {afe0/BIAS_CR[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[2]} .original_name {{afe0/BIAS_CR[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[2]} .single_bit_orig_name {afe0/BIAS_CR[2]}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_CR_reg[2]/Q} .original_name {afe0/BIAS_CR[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[3]} .original_name {{afe0/BIAS_CR[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[3]} .single_bit_orig_name {afe0/BIAS_CR[3]}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_CR_reg[3]/Q} .original_name {afe0/BIAS_CR[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[4]} .original_name {{afe0/BIAS_CR[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[4]} .single_bit_orig_name {afe0/BIAS_CR[4]}
set_db -quiet {inst:MCU/afe0/BIAS_CR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_CR_reg[4]/Q} .original_name {afe0/BIAS_CR[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[0]} .original_name {{afe0/BIAS_DBNC_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[0]} .single_bit_orig_name {afe0/BIAS_DBNC_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[0]/Q} .original_name {afe0/BIAS_DBNC_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[1]} .original_name {{afe0/BIAS_DBNC_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[1]} .single_bit_orig_name {afe0/BIAS_DBNC_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[1]/Q} .original_name {afe0/BIAS_DBNC_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[2]} .original_name {{afe0/BIAS_DBNC_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[2]} .single_bit_orig_name {afe0/BIAS_DBNC_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[2]/Q} .original_name {afe0/BIAS_DBNC_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[3]} .original_name {{afe0/BIAS_DBNC_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[3]} .single_bit_orig_name {afe0/BIAS_DBNC_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[3]/Q} .original_name {afe0/BIAS_DBNC_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[4]} .original_name {{afe0/BIAS_DBNC_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[4]} .single_bit_orig_name {afe0/BIAS_DBNC_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[4]/Q} .original_name {afe0/BIAS_DBNC_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[5]} .original_name {{afe0/BIAS_DBNC_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[5]} .single_bit_orig_name {afe0/BIAS_DBNC_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[5]/Q} .original_name {afe0/BIAS_DBNC_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[6]} .original_name {{afe0/BIAS_DBNC_int[6]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[6]} .single_bit_orig_name {afe0/BIAS_DBNC_int[6]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[6]/Q} .original_name {afe0/BIAS_DBNC_int[6]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[7]} .original_name {{afe0/BIAS_DBNC_int[7]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[7]} .single_bit_orig_name {afe0/BIAS_DBNC_int[7]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[7]/Q} .original_name {afe0/BIAS_DBNC_int[7]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[8]} .original_name {{afe0/BIAS_DBNC_int[8]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[8]} .single_bit_orig_name {afe0/BIAS_DBNC_int[8]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[8]/Q} .original_name {afe0/BIAS_DBNC_int[8]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[9]} .original_name {{afe0/BIAS_DBNC_int[9]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[9]} .single_bit_orig_name {afe0/BIAS_DBNC_int[9]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[9]/Q} .original_name {afe0/BIAS_DBNC_int[9]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[10]} .original_name {{afe0/BIAS_DBNC_int[10]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[10]} .single_bit_orig_name {afe0/BIAS_DBNC_int[10]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[10]/Q} .original_name {afe0/BIAS_DBNC_int[10]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[11]} .original_name {{afe0/BIAS_DBNC_int[11]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[11]} .single_bit_orig_name {afe0/BIAS_DBNC_int[11]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[11]/Q} .original_name {afe0/BIAS_DBNC_int[11]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[12]} .original_name {{afe0/BIAS_DBNC_int[12]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[12]} .single_bit_orig_name {afe0/BIAS_DBNC_int[12]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[12]/Q} .original_name {afe0/BIAS_DBNC_int[12]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[13]} .original_name {{afe0/BIAS_DBNC_int[13]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[13]} .single_bit_orig_name {afe0/BIAS_DBNC_int[13]}
set_db -quiet {inst:MCU/afe0/BIAS_DBNC_int_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBNC_int_reg[13]/Q} .original_name {afe0/BIAS_DBNC_int[13]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[0]} .original_name {{afe0/BIAS_DBN_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[0]} .single_bit_orig_name {afe0/BIAS_DBN_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[0]/Q} .original_name {afe0/BIAS_DBN_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[1]} .original_name {{afe0/BIAS_DBN_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[1]} .single_bit_orig_name {afe0/BIAS_DBN_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[1]/Q} .original_name {afe0/BIAS_DBN_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[2]} .original_name {{afe0/BIAS_DBN_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[2]} .single_bit_orig_name {afe0/BIAS_DBN_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[2]/Q} .original_name {afe0/BIAS_DBN_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[3]} .original_name {{afe0/BIAS_DBN_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[3]} .single_bit_orig_name {afe0/BIAS_DBN_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[3]/Q} .original_name {afe0/BIAS_DBN_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[4]} .original_name {{afe0/BIAS_DBN_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[4]} .single_bit_orig_name {afe0/BIAS_DBN_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[4]/Q} .original_name {afe0/BIAS_DBN_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[5]} .original_name {{afe0/BIAS_DBN_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[5]} .single_bit_orig_name {afe0/BIAS_DBN_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[5]/Q} .original_name {afe0/BIAS_DBN_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[6]} .original_name {{afe0/BIAS_DBN_int[6]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[6]} .single_bit_orig_name {afe0/BIAS_DBN_int[6]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[6]/Q} .original_name {afe0/BIAS_DBN_int[6]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[7]} .original_name {{afe0/BIAS_DBN_int[7]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[7]} .single_bit_orig_name {afe0/BIAS_DBN_int[7]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[7]/Q} .original_name {afe0/BIAS_DBN_int[7]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[8]} .original_name {{afe0/BIAS_DBN_int[8]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[8]} .single_bit_orig_name {afe0/BIAS_DBN_int[8]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[8]/Q} .original_name {afe0/BIAS_DBN_int[8]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[9]} .original_name {{afe0/BIAS_DBN_int[9]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[9]} .single_bit_orig_name {afe0/BIAS_DBN_int[9]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[9]/Q} .original_name {afe0/BIAS_DBN_int[9]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[10]} .original_name {{afe0/BIAS_DBN_int[10]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[10]} .single_bit_orig_name {afe0/BIAS_DBN_int[10]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[10]/Q} .original_name {afe0/BIAS_DBN_int[10]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[11]} .original_name {{afe0/BIAS_DBN_int[11]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[11]} .single_bit_orig_name {afe0/BIAS_DBN_int[11]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[11]/Q} .original_name {afe0/BIAS_DBN_int[11]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[12]} .original_name {{afe0/BIAS_DBN_int[12]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[12]} .single_bit_orig_name {afe0/BIAS_DBN_int[12]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[12]/Q} .original_name {afe0/BIAS_DBN_int[12]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[13]} .original_name {{afe0/BIAS_DBN_int[13]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[13]} .single_bit_orig_name {afe0/BIAS_DBN_int[13]}
set_db -quiet {inst:MCU/afe0/BIAS_DBN_int_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBN_int_reg[13]/Q} .original_name {afe0/BIAS_DBN_int[13]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[0]} .original_name {{afe0/BIAS_DBPC_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[0]} .single_bit_orig_name {afe0/BIAS_DBPC_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[0]/Q} .original_name {afe0/BIAS_DBPC_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[1]} .original_name {{afe0/BIAS_DBPC_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[1]} .single_bit_orig_name {afe0/BIAS_DBPC_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[1]/Q} .original_name {afe0/BIAS_DBPC_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[2]} .original_name {{afe0/BIAS_DBPC_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[2]} .single_bit_orig_name {afe0/BIAS_DBPC_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[2]/Q} .original_name {afe0/BIAS_DBPC_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[3]} .original_name {{afe0/BIAS_DBPC_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[3]} .single_bit_orig_name {afe0/BIAS_DBPC_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[3]/Q} .original_name {afe0/BIAS_DBPC_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[4]} .original_name {{afe0/BIAS_DBPC_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[4]} .single_bit_orig_name {afe0/BIAS_DBPC_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[4]/Q} .original_name {afe0/BIAS_DBPC_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[5]} .original_name {{afe0/BIAS_DBPC_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[5]} .single_bit_orig_name {afe0/BIAS_DBPC_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[5]/Q} .original_name {afe0/BIAS_DBPC_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[6]} .original_name {{afe0/BIAS_DBPC_int[6]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[6]} .single_bit_orig_name {afe0/BIAS_DBPC_int[6]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[6]/Q} .original_name {afe0/BIAS_DBPC_int[6]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[7]} .original_name {{afe0/BIAS_DBPC_int[7]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[7]} .single_bit_orig_name {afe0/BIAS_DBPC_int[7]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[7]/Q} .original_name {afe0/BIAS_DBPC_int[7]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[8]} .original_name {{afe0/BIAS_DBPC_int[8]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[8]} .single_bit_orig_name {afe0/BIAS_DBPC_int[8]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[8]/Q} .original_name {afe0/BIAS_DBPC_int[8]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[9]} .original_name {{afe0/BIAS_DBPC_int[9]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[9]} .single_bit_orig_name {afe0/BIAS_DBPC_int[9]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[9]/Q} .original_name {afe0/BIAS_DBPC_int[9]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[10]} .original_name {{afe0/BIAS_DBPC_int[10]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[10]} .single_bit_orig_name {afe0/BIAS_DBPC_int[10]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[10]/Q} .original_name {afe0/BIAS_DBPC_int[10]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[11]} .original_name {{afe0/BIAS_DBPC_int[11]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[11]} .single_bit_orig_name {afe0/BIAS_DBPC_int[11]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[11]/Q} .original_name {afe0/BIAS_DBPC_int[11]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[12]} .original_name {{afe0/BIAS_DBPC_int[12]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[12]} .single_bit_orig_name {afe0/BIAS_DBPC_int[12]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[12]/Q} .original_name {afe0/BIAS_DBPC_int[12]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[13]} .original_name {{afe0/BIAS_DBPC_int[13]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[13]} .single_bit_orig_name {afe0/BIAS_DBPC_int[13]}
set_db -quiet {inst:MCU/afe0/BIAS_DBPC_int_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBPC_int_reg[13]/Q} .original_name {afe0/BIAS_DBPC_int[13]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[0]} .original_name {{afe0/BIAS_DBP_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[0]} .single_bit_orig_name {afe0/BIAS_DBP_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[0]/Q} .original_name {afe0/BIAS_DBP_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[1]} .original_name {{afe0/BIAS_DBP_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[1]} .single_bit_orig_name {afe0/BIAS_DBP_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[1]/Q} .original_name {afe0/BIAS_DBP_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[2]} .original_name {{afe0/BIAS_DBP_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[2]} .single_bit_orig_name {afe0/BIAS_DBP_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[2]/Q} .original_name {afe0/BIAS_DBP_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[3]} .original_name {{afe0/BIAS_DBP_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[3]} .single_bit_orig_name {afe0/BIAS_DBP_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[3]/Q} .original_name {afe0/BIAS_DBP_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[4]} .original_name {{afe0/BIAS_DBP_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[4]} .single_bit_orig_name {afe0/BIAS_DBP_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[4]/Q} .original_name {afe0/BIAS_DBP_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[5]} .original_name {{afe0/BIAS_DBP_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[5]} .single_bit_orig_name {afe0/BIAS_DBP_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[5]/Q} .original_name {afe0/BIAS_DBP_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[6]} .original_name {{afe0/BIAS_DBP_int[6]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[6]} .single_bit_orig_name {afe0/BIAS_DBP_int[6]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[6]/Q} .original_name {afe0/BIAS_DBP_int[6]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[7]} .original_name {{afe0/BIAS_DBP_int[7]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[7]} .single_bit_orig_name {afe0/BIAS_DBP_int[7]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[7]/Q} .original_name {afe0/BIAS_DBP_int[7]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[8]} .original_name {{afe0/BIAS_DBP_int[8]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[8]} .single_bit_orig_name {afe0/BIAS_DBP_int[8]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[8]/Q} .original_name {afe0/BIAS_DBP_int[8]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[9]} .original_name {{afe0/BIAS_DBP_int[9]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[9]} .single_bit_orig_name {afe0/BIAS_DBP_int[9]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[9]/Q} .original_name {afe0/BIAS_DBP_int[9]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[10]} .original_name {{afe0/BIAS_DBP_int[10]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[10]} .single_bit_orig_name {afe0/BIAS_DBP_int[10]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[10]/Q} .original_name {afe0/BIAS_DBP_int[10]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[11]} .original_name {{afe0/BIAS_DBP_int[11]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[11]} .single_bit_orig_name {afe0/BIAS_DBP_int[11]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[11]/Q} .original_name {afe0/BIAS_DBP_int[11]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[12]} .original_name {{afe0/BIAS_DBP_int[12]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[12]} .single_bit_orig_name {afe0/BIAS_DBP_int[12]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[12]/Q} .original_name {afe0/BIAS_DBP_int[12]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[13]} .original_name {{afe0/BIAS_DBP_int[13]}}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[13]} .single_bit_orig_name {afe0/BIAS_DBP_int[13]}
set_db -quiet {inst:MCU/afe0/BIAS_DBP_int_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DBP_int_reg[13]/Q} .original_name {afe0/BIAS_DBP_int[13]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[0]} .original_name {{afe0/BIAS_DSADC_VCM_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[0]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[0]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[1]} .original_name {{afe0/BIAS_DSADC_VCM_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[1]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[1]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[2]} .original_name {{afe0/BIAS_DSADC_VCM_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[2]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[2]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[3]} .original_name {{afe0/BIAS_DSADC_VCM_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[3]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[3]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[4]} .original_name {{afe0/BIAS_DSADC_VCM_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[4]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[4]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[5]} .original_name {{afe0/BIAS_DSADC_VCM_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[5]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[5]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[6]} .original_name {{afe0/BIAS_DSADC_VCM_int[6]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[6]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[6]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[6]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[6]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[7]} .original_name {{afe0/BIAS_DSADC_VCM_int[7]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[7]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[7]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[7]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[7]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[8]} .original_name {{afe0/BIAS_DSADC_VCM_int[8]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[8]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[8]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[8]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[8]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[9]} .original_name {{afe0/BIAS_DSADC_VCM_int[9]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[9]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[9]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[9]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[9]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[10]} .original_name {{afe0/BIAS_DSADC_VCM_int[10]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[10]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[10]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[10]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[10]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[11]} .original_name {{afe0/BIAS_DSADC_VCM_int[11]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[11]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[11]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[11]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[11]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[12]} .original_name {{afe0/BIAS_DSADC_VCM_int[12]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[12]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[12]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[12]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[12]/q}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[13]} .original_name {{afe0/BIAS_DSADC_VCM_int[13]}}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[13]} .single_bit_orig_name {afe0/BIAS_DSADC_VCM_int[13]}
set_db -quiet {inst:MCU/afe0/BIAS_DSADC_VCM_int_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_DSADC_VCM_int_reg[13]/Q} .original_name {afe0/BIAS_DSADC_VCM_int[13]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[0]} .original_name {{afe0/BIAS_LC_DSADC_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[0]} .single_bit_orig_name {afe0/BIAS_LC_DSADC_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_DSADC_int_reg[0]/Q} .original_name {afe0/BIAS_LC_DSADC_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[1]} .original_name {{afe0/BIAS_LC_DSADC_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[1]} .single_bit_orig_name {afe0/BIAS_LC_DSADC_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_DSADC_int_reg[1]/Q} .original_name {afe0/BIAS_LC_DSADC_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[2]} .original_name {{afe0/BIAS_LC_DSADC_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[2]} .single_bit_orig_name {afe0/BIAS_LC_DSADC_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_DSADC_int_reg[2]/Q} .original_name {afe0/BIAS_LC_DSADC_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[3]} .original_name {{afe0/BIAS_LC_DSADC_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[3]} .single_bit_orig_name {afe0/BIAS_LC_DSADC_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_DSADC_int_reg[3]/Q} .original_name {afe0/BIAS_LC_DSADC_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[4]} .original_name {{afe0/BIAS_LC_DSADC_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[4]} .single_bit_orig_name {afe0/BIAS_LC_DSADC_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_DSADC_int_reg[4]/Q} .original_name {afe0/BIAS_LC_DSADC_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[5]} .original_name {{afe0/BIAS_LC_DSADC_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[5]} .single_bit_orig_name {afe0/BIAS_LC_DSADC_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_DSADC_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_DSADC_int_reg[5]/Q} .original_name {afe0/BIAS_LC_DSADC_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[0]} .original_name {{afe0/BIAS_LC_POT_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[0]} .single_bit_orig_name {afe0/BIAS_LC_POT_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_POT_int_reg[0]/Q} .original_name {afe0/BIAS_LC_POT_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[1]} .original_name {{afe0/BIAS_LC_POT_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[1]} .single_bit_orig_name {afe0/BIAS_LC_POT_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_POT_int_reg[1]/Q} .original_name {afe0/BIAS_LC_POT_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[2]} .original_name {{afe0/BIAS_LC_POT_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[2]} .single_bit_orig_name {afe0/BIAS_LC_POT_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_POT_int_reg[2]/Q} .original_name {afe0/BIAS_LC_POT_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[3]} .original_name {{afe0/BIAS_LC_POT_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[3]} .single_bit_orig_name {afe0/BIAS_LC_POT_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_POT_int_reg[3]/Q} .original_name {afe0/BIAS_LC_POT_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[4]} .original_name {{afe0/BIAS_LC_POT_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[4]} .single_bit_orig_name {afe0/BIAS_LC_POT_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_POT_int_reg[4]/Q} .original_name {afe0/BIAS_LC_POT_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[5]} .original_name {{afe0/BIAS_LC_POT_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[5]} .single_bit_orig_name {afe0/BIAS_LC_POT_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_LC_POT_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_LC_POT_int_reg[5]/Q} .original_name {afe0/BIAS_LC_POT_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[0]} .original_name {{afe0/BIAS_REV_POT_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[0]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[0]/Q} .original_name {afe0/BIAS_REV_POT_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[1]} .original_name {{afe0/BIAS_REV_POT_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[1]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[1]/Q} .original_name {afe0/BIAS_REV_POT_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[2]} .original_name {{afe0/BIAS_REV_POT_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[2]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[2]/Q} .original_name {afe0/BIAS_REV_POT_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[3]} .original_name {{afe0/BIAS_REV_POT_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[3]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[3]/Q} .original_name {afe0/BIAS_REV_POT_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[4]} .original_name {{afe0/BIAS_REV_POT_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[4]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[4]/Q} .original_name {afe0/BIAS_REV_POT_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[5]} .original_name {{afe0/BIAS_REV_POT_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[5]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[5]/Q} .original_name {afe0/BIAS_REV_POT_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[6]} .original_name {{afe0/BIAS_REV_POT_int[6]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[6]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[6]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[6]/Q} .original_name {afe0/BIAS_REV_POT_int[6]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[7]} .original_name {{afe0/BIAS_REV_POT_int[7]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[7]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[7]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[7]/Q} .original_name {afe0/BIAS_REV_POT_int[7]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[8]} .original_name {{afe0/BIAS_REV_POT_int[8]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[8]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[8]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[8]/Q} .original_name {afe0/BIAS_REV_POT_int[8]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[9]} .original_name {{afe0/BIAS_REV_POT_int[9]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[9]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[9]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[9]/Q} .original_name {afe0/BIAS_REV_POT_int[9]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[10]} .original_name {{afe0/BIAS_REV_POT_int[10]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[10]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[10]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[10]/Q} .original_name {afe0/BIAS_REV_POT_int[10]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[11]} .original_name {{afe0/BIAS_REV_POT_int[11]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[11]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[11]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[11]/Q} .original_name {afe0/BIAS_REV_POT_int[11]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[12]} .original_name {{afe0/BIAS_REV_POT_int[12]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[12]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[12]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[12]/Q} .original_name {afe0/BIAS_REV_POT_int[12]/q}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[13]} .original_name {{afe0/BIAS_REV_POT_int[13]}}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[13]} .single_bit_orig_name {afe0/BIAS_REV_POT_int[13]}
set_db -quiet {inst:MCU/afe0/BIAS_REV_POT_int_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_REV_POT_int_reg[13]/Q} .original_name {afe0/BIAS_REV_POT_int[13]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[0]} .original_name {{afe0/BIAS_RFB_DSADC_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[0]} .single_bit_orig_name {afe0/BIAS_RFB_DSADC_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RFB_DSADC_int_reg[0]/Q} .original_name {afe0/BIAS_RFB_DSADC_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[1]} .original_name {{afe0/BIAS_RFB_DSADC_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[1]} .single_bit_orig_name {afe0/BIAS_RFB_DSADC_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RFB_DSADC_int_reg[1]/Q} .original_name {afe0/BIAS_RFB_DSADC_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[4]} .original_name {{afe0/BIAS_RFB_DSADC_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[4]} .single_bit_orig_name {afe0/BIAS_RFB_DSADC_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RFB_DSADC_int_reg[4]/Q} .original_name {afe0/BIAS_RFB_DSADC_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[5]} .original_name {{afe0/BIAS_RFB_DSADC_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[5]} .single_bit_orig_name {afe0/BIAS_RFB_DSADC_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RFB_DSADC_int_reg[5]/Q} .original_name {afe0/BIAS_RFB_DSADC_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[0]} .original_name {{afe0/BIAS_RIN_DSADC_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[0]} .single_bit_orig_name {afe0/BIAS_RIN_DSADC_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RIN_DSADC_int_reg[0]/Q} .original_name {afe0/BIAS_RIN_DSADC_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[1]} .original_name {{afe0/BIAS_RIN_DSADC_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[1]} .single_bit_orig_name {afe0/BIAS_RIN_DSADC_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RIN_DSADC_int_reg[1]/Q} .original_name {afe0/BIAS_RIN_DSADC_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[2]} .original_name {{afe0/BIAS_RIN_DSADC_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[2]} .single_bit_orig_name {afe0/BIAS_RIN_DSADC_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RIN_DSADC_int_reg[2]/Q} .original_name {afe0/BIAS_RIN_DSADC_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[3]} .original_name {{afe0/BIAS_RIN_DSADC_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[3]} .single_bit_orig_name {afe0/BIAS_RIN_DSADC_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RIN_DSADC_int_reg[3]/Q} .original_name {afe0/BIAS_RIN_DSADC_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[4]} .original_name {{afe0/BIAS_RIN_DSADC_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[4]} .single_bit_orig_name {afe0/BIAS_RIN_DSADC_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RIN_DSADC_int_reg[4]/Q} .original_name {afe0/BIAS_RIN_DSADC_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[5]} .original_name {{afe0/BIAS_RIN_DSADC_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[5]} .single_bit_orig_name {afe0/BIAS_RIN_DSADC_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_RIN_DSADC_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RIN_DSADC_int_reg[5]/Q} .original_name {afe0/BIAS_RIN_DSADC_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[0]} .original_name {{afe0/BIAS_TC_DSADC_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[0]} .single_bit_orig_name {afe0/BIAS_TC_DSADC_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_DSADC_int_reg[0]/Q} .original_name {afe0/BIAS_TC_DSADC_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[1]} .original_name {{afe0/BIAS_TC_DSADC_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[1]} .single_bit_orig_name {afe0/BIAS_TC_DSADC_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_DSADC_int_reg[1]/Q} .original_name {afe0/BIAS_TC_DSADC_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[2]} .original_name {{afe0/BIAS_TC_DSADC_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[2]} .single_bit_orig_name {afe0/BIAS_TC_DSADC_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_DSADC_int_reg[2]/Q} .original_name {afe0/BIAS_TC_DSADC_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[3]} .original_name {{afe0/BIAS_TC_DSADC_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[3]} .single_bit_orig_name {afe0/BIAS_TC_DSADC_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_DSADC_int_reg[3]/Q} .original_name {afe0/BIAS_TC_DSADC_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[4]} .original_name {{afe0/BIAS_TC_DSADC_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[4]} .single_bit_orig_name {afe0/BIAS_TC_DSADC_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_DSADC_int_reg[4]/Q} .original_name {afe0/BIAS_TC_DSADC_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[5]} .original_name {{afe0/BIAS_TC_DSADC_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[5]} .single_bit_orig_name {afe0/BIAS_TC_DSADC_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_DSADC_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_DSADC_int_reg[5]/Q} .original_name {afe0/BIAS_TC_DSADC_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[0]} .original_name {{afe0/BIAS_TC_POT_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[0]} .single_bit_orig_name {afe0/BIAS_TC_POT_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_POT_int_reg[0]/Q} .original_name {afe0/BIAS_TC_POT_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[1]} .original_name {{afe0/BIAS_TC_POT_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[1]} .single_bit_orig_name {afe0/BIAS_TC_POT_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_POT_int_reg[1]/Q} .original_name {afe0/BIAS_TC_POT_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[2]} .original_name {{afe0/BIAS_TC_POT_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[2]} .single_bit_orig_name {afe0/BIAS_TC_POT_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_POT_int_reg[2]/Q} .original_name {afe0/BIAS_TC_POT_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[3]} .original_name {{afe0/BIAS_TC_POT_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[3]} .single_bit_orig_name {afe0/BIAS_TC_POT_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_POT_int_reg[3]/Q} .original_name {afe0/BIAS_TC_POT_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[4]} .original_name {{afe0/BIAS_TC_POT_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[4]} .single_bit_orig_name {afe0/BIAS_TC_POT_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_POT_int_reg[4]/Q} .original_name {afe0/BIAS_TC_POT_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[5]} .original_name {{afe0/BIAS_TC_POT_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[5]} .single_bit_orig_name {afe0/BIAS_TC_POT_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_TC_POT_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TC_POT_int_reg[5]/Q} .original_name {afe0/BIAS_TC_POT_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[0]} .original_name {{afe0/BIAS_TIA_G_POT_int[0]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[0]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[0]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[0]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[0]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[1]} .original_name {{afe0/BIAS_TIA_G_POT_int[1]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[1]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[1]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[1]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[1]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[2]} .original_name {{afe0/BIAS_TIA_G_POT_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[2]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[2]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[3]} .original_name {{afe0/BIAS_TIA_G_POT_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[3]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[3]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[3]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[4]} .original_name {{afe0/BIAS_TIA_G_POT_int[4]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[4]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[4]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[4]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[4]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[5]} .original_name {{afe0/BIAS_TIA_G_POT_int[5]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[5]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[5]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[5]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[5]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[6]} .original_name {{afe0/BIAS_TIA_G_POT_int[6]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[6]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[6]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[6]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[6]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[7]} .original_name {{afe0/BIAS_TIA_G_POT_int[7]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[7]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[7]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[7]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[7]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[8]} .original_name {{afe0/BIAS_TIA_G_POT_int[8]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[8]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[8]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[8]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[8]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[9]} .original_name {{afe0/BIAS_TIA_G_POT_int[9]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[9]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[9]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[9]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[9]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[10]} .original_name {{afe0/BIAS_TIA_G_POT_int[10]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[10]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[10]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[10]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[10]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[11]} .original_name {{afe0/BIAS_TIA_G_POT_int[11]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[11]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[11]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[11]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[11]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[12]} .original_name {{afe0/BIAS_TIA_G_POT_int[12]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[12]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[12]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[12]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[12]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[13]} .original_name {{afe0/BIAS_TIA_G_POT_int[13]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[13]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[13]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[13]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[13]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[14]} .original_name {{afe0/BIAS_TIA_G_POT_int[14]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[14]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[14]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[14]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[14]/q}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[15]} .original_name {{afe0/BIAS_TIA_G_POT_int[15]}}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[15]} .single_bit_orig_name {afe0/BIAS_TIA_G_POT_int[15]}
set_db -quiet {inst:MCU/afe0/BIAS_TIA_G_POT_int_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_TIA_G_POT_int_reg[15]/Q} .original_name {afe0/BIAS_TIA_G_POT_int[15]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[2]} .original_name {{afe0/read_data[2]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[2]} .single_bit_orig_name {afe0/read_data[2]}
set_db -quiet {inst:MCU/afe0/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[2]/Q} .original_name {afe0/read_data[2]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[3]} .original_name {{afe0/read_data[3]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[3]} .single_bit_orig_name {afe0/read_data[3]}
set_db -quiet {inst:MCU/afe0/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[3]/Q} .original_name {afe0/read_data[3]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[4]} .original_name {{afe0/read_data[4]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[4]} .single_bit_orig_name {afe0/read_data[4]}
set_db -quiet {inst:MCU/afe0/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[4]/Q} .original_name {afe0/read_data[4]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[5]} .original_name {{afe0/read_data[5]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[5]} .single_bit_orig_name {afe0/read_data[5]}
set_db -quiet {inst:MCU/afe0/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[5]/Q} .original_name {afe0/read_data[5]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[6]} .original_name {{afe0/read_data[6]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[6]} .single_bit_orig_name {afe0/read_data[6]}
set_db -quiet {inst:MCU/afe0/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[6]/Q} .original_name {afe0/read_data[6]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[7]} .original_name {{afe0/read_data[7]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[7]} .single_bit_orig_name {afe0/read_data[7]}
set_db -quiet {inst:MCU/afe0/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[7]/Q} .original_name {afe0/read_data[7]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[8]} .original_name {{afe0/read_data[8]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[8]} .single_bit_orig_name {afe0/read_data[8]}
set_db -quiet {inst:MCU/afe0/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[8]/Q} .original_name {afe0/read_data[8]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[9]} .original_name {{afe0/read_data[9]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[9]} .single_bit_orig_name {afe0/read_data[9]}
set_db -quiet {inst:MCU/afe0/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[9]/Q} .original_name {afe0/read_data[9]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[10]} .original_name {{afe0/read_data[10]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[10]} .single_bit_orig_name {afe0/read_data[10]}
set_db -quiet {inst:MCU/afe0/read_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[10]/Q} .original_name {afe0/read_data[10]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[11]} .original_name {{afe0/read_data[11]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[11]} .single_bit_orig_name {afe0/read_data[11]}
set_db -quiet {inst:MCU/afe0/read_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[11]/Q} .original_name {afe0/read_data[11]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[12]} .original_name {{afe0/read_data[12]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[12]} .single_bit_orig_name {afe0/read_data[12]}
set_db -quiet {inst:MCU/afe0/read_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[12]/Q} .original_name {afe0/read_data[12]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[13]} .original_name {{afe0/read_data[13]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[13]} .single_bit_orig_name {afe0/read_data[13]}
set_db -quiet {inst:MCU/afe0/read_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[13]/Q} .original_name {afe0/read_data[13]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[14]} .original_name {{afe0/read_data[14]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[14]} .single_bit_orig_name {afe0/read_data[14]}
set_db -quiet {inst:MCU/afe0/read_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[14]/Q} .original_name {afe0/read_data[14]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[15]} .original_name {{afe0/read_data[15]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[15]} .single_bit_orig_name {afe0/read_data[15]}
set_db -quiet {inst:MCU/afe0/read_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[15]/Q} .original_name {afe0/read_data[15]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[16]} .original_name {{afe0/read_data[16]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[16]} .single_bit_orig_name {afe0/read_data[16]}
set_db -quiet {inst:MCU/afe0/read_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[16]/Q} .original_name {afe0/read_data[16]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[18]} .original_name {{afe0/read_data[18]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[18]} .single_bit_orig_name {afe0/read_data[18]}
set_db -quiet {inst:MCU/afe0/read_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[18]/Q} .original_name {afe0/read_data[18]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[19]} .original_name {{afe0/read_data[19]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[19]} .single_bit_orig_name {afe0/read_data[19]}
set_db -quiet {inst:MCU/afe0/read_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[19]/Q} .original_name {afe0/read_data[19]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[20]} .original_name {{afe0/read_data[20]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[20]} .single_bit_orig_name {afe0/read_data[20]}
set_db -quiet {inst:MCU/afe0/read_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[20]/Q} .original_name {afe0/read_data[20]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[21]} .original_name {{afe0/read_data[21]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[21]} .single_bit_orig_name {afe0/read_data[21]}
set_db -quiet {inst:MCU/afe0/read_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[21]/Q} .original_name {afe0/read_data[21]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[22]} .original_name {{afe0/read_data[22]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[22]} .single_bit_orig_name {afe0/read_data[22]}
set_db -quiet {inst:MCU/afe0/read_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[22]/Q} .original_name {afe0/read_data[22]/q}
set_db -quiet {inst:MCU/afe0/read_data_reg[23]} .original_name {{afe0/read_data[23]}}
set_db -quiet {inst:MCU/afe0/read_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/read_data_reg[23]} .single_bit_orig_name {afe0/read_data[23]}
set_db -quiet {inst:MCU/afe0/read_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/read_data_reg[23]/Q} .original_name {afe0/read_data[23]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[2]} .original_name {{afe0/BIAS_RFB_DSADC_int[2]}}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[2]} .single_bit_orig_name {afe0/BIAS_RFB_DSADC_int[2]}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RFB_DSADC_int_reg[2]/QN} .original_name {afe0/BIAS_RFB_DSADC_int[2]/q}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[3]} .original_name {{afe0/BIAS_RFB_DSADC_int[3]}}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[3]} .single_bit_orig_name {afe0/BIAS_RFB_DSADC_int[3]}
set_db -quiet {inst:MCU/afe0/BIAS_RFB_DSADC_int_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/afe0/BIAS_RFB_DSADC_int_reg[3]/QN} .original_name {afe0/BIAS_RFB_DSADC_int[3]/q}
set_db -quiet module:MCU/vesta_PC_RST_VAL0_NUM_IRQS83 .is_sop_cluster true
set_db -quiet module:MCU/vesta_PC_RST_VAL0_NUM_IRQS83 .hdl_user_name vesta
set_db -quiet module:MCU/vesta_PC_RST_VAL0_NUM_IRQS83 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/div.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/alu.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/extend.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/regfile_sbirq.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/irq_handler.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/loadext.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/store_ext.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/branch_valid.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/csr_unit.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/datapath.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/maindec.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/controller.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/c_dec.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/vesta.vhd} {../hdl} {}}}
set_db -quiet module:MCU/vesta_PC_RST_VAL0_NUM_IRQS83 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/vesta_PC_RST_VAL0_NUM_IRQS83 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_33 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_33 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_33 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_33 .boundary_opto strict_no
set_db -quiet inst:MCU/core/RC_CG_HIER_INST37/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/RC_CG_HIER_INST37/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_34 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_34 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_34 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_34 .boundary_opto strict_no
set_db -quiet inst:MCU/core/RC_CG_HIER_INST38/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/RC_CG_HIER_INST38/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_35 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_35 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_35 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_35 .boundary_opto strict_no
set_db -quiet inst:MCU/core/RC_CG_HIER_INST39/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/RC_CG_HIER_INST39/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_36 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_36 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_36 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_36 .boundary_opto strict_no
set_db -quiet inst:MCU/core/RC_CG_HIER_INST40/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/RC_CG_HIER_INST40/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_37 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_37 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_37 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_37 .boundary_opto strict_no
set_db -quiet inst:MCU/core/RC_CG_HIER_INST41/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/RC_CG_HIER_INST41/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_38 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_38 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_38 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_38 .boundary_opto strict_no
set_db -quiet inst:MCU/core/RC_CG_HIER_INST42/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/RC_CG_HIER_INST42/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_39 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_39 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_39 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_39 .boundary_opto strict_no
set_db -quiet inst:MCU/core/RC_CG_HIER_INST43/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/RC_CG_HIER_INST43/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_40 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_40 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_40 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_40 .boundary_opto strict_no
set_db -quiet inst:MCU/core/RC_CG_HIER_INST44/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/RC_CG_HIER_INST44/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/c_dec .hdl_user_name c_dec
set_db -quiet module:MCU/c_dec .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/c_dec.vhd} {../hdl} {}}}
set_db -quiet module:MCU/c_dec .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/c_dec .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/ClkGate .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/core/cg_clk_cpu/CG1 .original_name core/cg_clk_cpu/CG1
set_db -quiet inst:MCU/core/cg_clk_cpu/CG1 .single_bit_orig_name core/cg_clk_cpu/CG1
set_db -quiet inst:MCU/core/cg_clk_cpu/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/core/cg_clk_cpu/CG1/ECK .original_name core/cg_clk_cpu/CG1/ECK
set_db -quiet module:MCU/ClkGate_8241 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8241 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8241 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8241 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/core/cg_insret/CG1 .original_name core/cg_insret/CG1
set_db -quiet inst:MCU/core/cg_insret/CG1 .single_bit_orig_name core/cg_insret/CG1
set_db -quiet inst:MCU/core/cg_insret/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/core/cg_insret/CG1/ECK .original_name core/cg_insret/CG1/ECK
set_db -quiet module:MCU/controller .hdl_user_name controller
set_db -quiet module:MCU/controller .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/branch_valid.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/maindec.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/controller.vhd} {../hdl} {}}}
set_db -quiet module:MCU/controller .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/controller .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/branch_valid .hdl_user_name branch_valid
set_db -quiet module:MCU/branch_valid .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/branch_valid.vhd} {../hdl} {}}}
set_db -quiet module:MCU/branch_valid .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/branch_valid .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/maindec .is_sop_cluster true
set_db -quiet module:MCU/maindec .hdl_user_name maindec
set_db -quiet module:MCU/maindec .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/maindec.vhd} {../hdl} {}}}
set_db -quiet module:MCU/maindec .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/maindec .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/csr_unit .hdl_user_name csr_unit
set_db -quiet module:MCU/csr_unit .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/csr_unit.vhd} {../hdl} {}}}
set_db -quiet module:MCU/csr_unit .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/csr_unit .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_41 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_41 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_41 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_41 .boundary_opto strict_no
set_db -quiet inst:MCU/core/csr_unit_inst/RC_CG_HIER_INST45/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/csr_unit_inst/RC_CG_HIER_INST45/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_42 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_42 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_42 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_42 .boundary_opto strict_no
set_db -quiet inst:MCU/core/csr_unit_inst/RC_CG_HIER_INST46/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/csr_unit_inst/RC_CG_HIER_INST46/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_43 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_43 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_43 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_43 .boundary_opto strict_no
set_db -quiet inst:MCU/core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_44 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_44 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_44 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_44 .boundary_opto strict_no
set_db -quiet inst:MCU/core/csr_unit_inst/RC_CG_HIER_INST48/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/csr_unit_inst/RC_CG_HIER_INST48/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[0]} .original_name {{core/csr_unit_inst/mcycle[0]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[0]} .single_bit_orig_name {core/csr_unit_inst/mcycle[0]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[0]/Q} .original_name {core/csr_unit_inst/mcycle[0]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[1]} .original_name {{core/csr_unit_inst/mcycle[1]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[1]} .single_bit_orig_name {core/csr_unit_inst/mcycle[1]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[1]/Q} .original_name {core/csr_unit_inst/mcycle[1]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[2]} .original_name {{core/csr_unit_inst/mcycle[2]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[2]} .single_bit_orig_name {core/csr_unit_inst/mcycle[2]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[2]/Q} .original_name {core/csr_unit_inst/mcycle[2]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[3]} .original_name {{core/csr_unit_inst/mcycle[3]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[3]} .single_bit_orig_name {core/csr_unit_inst/mcycle[3]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[3]/Q} .original_name {core/csr_unit_inst/mcycle[3]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[4]} .original_name {{core/csr_unit_inst/mcycle[4]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[4]} .single_bit_orig_name {core/csr_unit_inst/mcycle[4]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[4]/Q} .original_name {core/csr_unit_inst/mcycle[4]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[5]} .original_name {{core/csr_unit_inst/mcycle[5]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[5]} .single_bit_orig_name {core/csr_unit_inst/mcycle[5]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[5]/Q} .original_name {core/csr_unit_inst/mcycle[5]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[6]} .original_name {{core/csr_unit_inst/mcycle[6]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[6]} .single_bit_orig_name {core/csr_unit_inst/mcycle[6]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[6]/Q} .original_name {core/csr_unit_inst/mcycle[6]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[7]} .original_name {{core/csr_unit_inst/mcycle[7]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[7]} .single_bit_orig_name {core/csr_unit_inst/mcycle[7]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[7]/Q} .original_name {core/csr_unit_inst/mcycle[7]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[8]} .original_name {{core/csr_unit_inst/mcycle[8]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[8]} .single_bit_orig_name {core/csr_unit_inst/mcycle[8]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[8]/Q} .original_name {core/csr_unit_inst/mcycle[8]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[9]} .original_name {{core/csr_unit_inst/mcycle[9]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[9]} .single_bit_orig_name {core/csr_unit_inst/mcycle[9]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[9]/Q} .original_name {core/csr_unit_inst/mcycle[9]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[10]} .original_name {{core/csr_unit_inst/mcycle[10]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[10]} .single_bit_orig_name {core/csr_unit_inst/mcycle[10]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[10]/Q} .original_name {core/csr_unit_inst/mcycle[10]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[11]} .original_name {{core/csr_unit_inst/mcycle[11]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[11]} .single_bit_orig_name {core/csr_unit_inst/mcycle[11]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[11]/Q} .original_name {core/csr_unit_inst/mcycle[11]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[12]} .original_name {{core/csr_unit_inst/mcycle[12]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[12]} .single_bit_orig_name {core/csr_unit_inst/mcycle[12]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[12]/Q} .original_name {core/csr_unit_inst/mcycle[12]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[13]} .original_name {{core/csr_unit_inst/mcycle[13]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[13]} .single_bit_orig_name {core/csr_unit_inst/mcycle[13]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[13]/Q} .original_name {core/csr_unit_inst/mcycle[13]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[14]} .original_name {{core/csr_unit_inst/mcycle[14]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[14]} .single_bit_orig_name {core/csr_unit_inst/mcycle[14]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[14]/Q} .original_name {core/csr_unit_inst/mcycle[14]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[15]} .original_name {{core/csr_unit_inst/mcycle[15]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[15]} .single_bit_orig_name {core/csr_unit_inst/mcycle[15]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[15]/Q} .original_name {core/csr_unit_inst/mcycle[15]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[16]} .original_name {{core/csr_unit_inst/mcycle[16]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[16]} .single_bit_orig_name {core/csr_unit_inst/mcycle[16]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[16]/Q} .original_name {core/csr_unit_inst/mcycle[16]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[17]} .original_name {{core/csr_unit_inst/mcycle[17]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[17]} .single_bit_orig_name {core/csr_unit_inst/mcycle[17]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[17]/Q} .original_name {core/csr_unit_inst/mcycle[17]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[18]} .original_name {{core/csr_unit_inst/mcycle[18]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[18]} .single_bit_orig_name {core/csr_unit_inst/mcycle[18]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[18]/Q} .original_name {core/csr_unit_inst/mcycle[18]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[19]} .original_name {{core/csr_unit_inst/mcycle[19]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[19]} .single_bit_orig_name {core/csr_unit_inst/mcycle[19]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[19]/Q} .original_name {core/csr_unit_inst/mcycle[19]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[20]} .original_name {{core/csr_unit_inst/mcycle[20]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[20]} .single_bit_orig_name {core/csr_unit_inst/mcycle[20]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[20]/Q} .original_name {core/csr_unit_inst/mcycle[20]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[21]} .original_name {{core/csr_unit_inst/mcycle[21]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[21]} .single_bit_orig_name {core/csr_unit_inst/mcycle[21]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[21]/Q} .original_name {core/csr_unit_inst/mcycle[21]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[22]} .original_name {{core/csr_unit_inst/mcycle[22]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[22]} .single_bit_orig_name {core/csr_unit_inst/mcycle[22]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[22]/Q} .original_name {core/csr_unit_inst/mcycle[22]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[23]} .original_name {{core/csr_unit_inst/mcycle[23]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[23]} .single_bit_orig_name {core/csr_unit_inst/mcycle[23]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[23]/Q} .original_name {core/csr_unit_inst/mcycle[23]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[24]} .original_name {{core/csr_unit_inst/mcycle[24]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[24]} .single_bit_orig_name {core/csr_unit_inst/mcycle[24]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[24]/Q} .original_name {core/csr_unit_inst/mcycle[24]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[25]} .original_name {{core/csr_unit_inst/mcycle[25]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[25]} .single_bit_orig_name {core/csr_unit_inst/mcycle[25]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[25]/Q} .original_name {core/csr_unit_inst/mcycle[25]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[26]} .original_name {{core/csr_unit_inst/mcycle[26]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[26]} .single_bit_orig_name {core/csr_unit_inst/mcycle[26]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[26]/Q} .original_name {core/csr_unit_inst/mcycle[26]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[27]} .original_name {{core/csr_unit_inst/mcycle[27]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[27]} .single_bit_orig_name {core/csr_unit_inst/mcycle[27]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[27]/Q} .original_name {core/csr_unit_inst/mcycle[27]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[28]} .original_name {{core/csr_unit_inst/mcycle[28]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[28]} .single_bit_orig_name {core/csr_unit_inst/mcycle[28]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[28]/Q} .original_name {core/csr_unit_inst/mcycle[28]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[29]} .original_name {{core/csr_unit_inst/mcycle[29]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[29]} .single_bit_orig_name {core/csr_unit_inst/mcycle[29]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[29]/Q} .original_name {core/csr_unit_inst/mcycle[29]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[30]} .original_name {{core/csr_unit_inst/mcycle[30]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[30]} .single_bit_orig_name {core/csr_unit_inst/mcycle[30]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[30]/Q} .original_name {core/csr_unit_inst/mcycle[30]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[31]} .original_name {{core/csr_unit_inst/mcycle[31]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[31]} .single_bit_orig_name {core/csr_unit_inst/mcycle[31]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[31]/Q} .original_name {core/csr_unit_inst/mcycle[31]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[32]} .original_name {{core/csr_unit_inst/mcycle[32]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[32]} .single_bit_orig_name {core/csr_unit_inst/mcycle[32]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[32]/Q} .original_name {core/csr_unit_inst/mcycle[32]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[33]} .original_name {{core/csr_unit_inst/mcycle[33]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[33]} .single_bit_orig_name {core/csr_unit_inst/mcycle[33]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[33]/Q} .original_name {core/csr_unit_inst/mcycle[33]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[34]} .original_name {{core/csr_unit_inst/mcycle[34]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[34]} .single_bit_orig_name {core/csr_unit_inst/mcycle[34]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[34]/Q} .original_name {core/csr_unit_inst/mcycle[34]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[35]} .original_name {{core/csr_unit_inst/mcycle[35]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[35]} .single_bit_orig_name {core/csr_unit_inst/mcycle[35]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[35]/Q} .original_name {core/csr_unit_inst/mcycle[35]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[36]} .original_name {{core/csr_unit_inst/mcycle[36]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[36]} .single_bit_orig_name {core/csr_unit_inst/mcycle[36]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[36]/Q} .original_name {core/csr_unit_inst/mcycle[36]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[37]} .original_name {{core/csr_unit_inst/mcycle[37]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[37]} .single_bit_orig_name {core/csr_unit_inst/mcycle[37]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[37]/Q} .original_name {core/csr_unit_inst/mcycle[37]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[38]} .original_name {{core/csr_unit_inst/mcycle[38]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[38]} .single_bit_orig_name {core/csr_unit_inst/mcycle[38]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[38]/Q} .original_name {core/csr_unit_inst/mcycle[38]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[39]} .original_name {{core/csr_unit_inst/mcycle[39]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[39]} .single_bit_orig_name {core/csr_unit_inst/mcycle[39]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[39]/Q} .original_name {core/csr_unit_inst/mcycle[39]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[40]} .original_name {{core/csr_unit_inst/mcycle[40]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[40]} .single_bit_orig_name {core/csr_unit_inst/mcycle[40]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[40]/Q} .original_name {core/csr_unit_inst/mcycle[40]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[41]} .original_name {{core/csr_unit_inst/mcycle[41]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[41]} .single_bit_orig_name {core/csr_unit_inst/mcycle[41]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[41]/Q} .original_name {core/csr_unit_inst/mcycle[41]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[42]} .original_name {{core/csr_unit_inst/mcycle[42]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[42]} .single_bit_orig_name {core/csr_unit_inst/mcycle[42]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[42]/Q} .original_name {core/csr_unit_inst/mcycle[42]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[43]} .original_name {{core/csr_unit_inst/mcycle[43]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[43]} .single_bit_orig_name {core/csr_unit_inst/mcycle[43]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[43]/Q} .original_name {core/csr_unit_inst/mcycle[43]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[44]} .original_name {{core/csr_unit_inst/mcycle[44]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[44]} .single_bit_orig_name {core/csr_unit_inst/mcycle[44]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[44]/Q} .original_name {core/csr_unit_inst/mcycle[44]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[45]} .original_name {{core/csr_unit_inst/mcycle[45]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[45]} .single_bit_orig_name {core/csr_unit_inst/mcycle[45]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[45]/Q} .original_name {core/csr_unit_inst/mcycle[45]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[46]} .original_name {{core/csr_unit_inst/mcycle[46]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[46]} .single_bit_orig_name {core/csr_unit_inst/mcycle[46]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[46]/Q} .original_name {core/csr_unit_inst/mcycle[46]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[47]} .original_name {{core/csr_unit_inst/mcycle[47]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[47]} .single_bit_orig_name {core/csr_unit_inst/mcycle[47]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[47]/Q} .original_name {core/csr_unit_inst/mcycle[47]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[48]} .original_name {{core/csr_unit_inst/mcycle[48]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[48]} .single_bit_orig_name {core/csr_unit_inst/mcycle[48]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[48]/Q} .original_name {core/csr_unit_inst/mcycle[48]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[49]} .original_name {{core/csr_unit_inst/mcycle[49]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[49]} .single_bit_orig_name {core/csr_unit_inst/mcycle[49]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[49]/Q} .original_name {core/csr_unit_inst/mcycle[49]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[50]} .original_name {{core/csr_unit_inst/mcycle[50]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[50]} .single_bit_orig_name {core/csr_unit_inst/mcycle[50]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[50]/Q} .original_name {core/csr_unit_inst/mcycle[50]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[51]} .original_name {{core/csr_unit_inst/mcycle[51]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[51]} .single_bit_orig_name {core/csr_unit_inst/mcycle[51]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[51]/Q} .original_name {core/csr_unit_inst/mcycle[51]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[52]} .original_name {{core/csr_unit_inst/mcycle[52]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[52]} .single_bit_orig_name {core/csr_unit_inst/mcycle[52]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[52]/Q} .original_name {core/csr_unit_inst/mcycle[52]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[53]} .original_name {{core/csr_unit_inst/mcycle[53]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[53]} .single_bit_orig_name {core/csr_unit_inst/mcycle[53]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[53]/Q} .original_name {core/csr_unit_inst/mcycle[53]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[54]} .original_name {{core/csr_unit_inst/mcycle[54]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[54]} .single_bit_orig_name {core/csr_unit_inst/mcycle[54]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[54]/Q} .original_name {core/csr_unit_inst/mcycle[54]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[55]} .original_name {{core/csr_unit_inst/mcycle[55]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[55]} .single_bit_orig_name {core/csr_unit_inst/mcycle[55]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[55]/Q} .original_name {core/csr_unit_inst/mcycle[55]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[56]} .original_name {{core/csr_unit_inst/mcycle[56]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[56]} .single_bit_orig_name {core/csr_unit_inst/mcycle[56]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[56]/Q} .original_name {core/csr_unit_inst/mcycle[56]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[57]} .original_name {{core/csr_unit_inst/mcycle[57]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[57]} .single_bit_orig_name {core/csr_unit_inst/mcycle[57]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[57]/Q} .original_name {core/csr_unit_inst/mcycle[57]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[58]} .original_name {{core/csr_unit_inst/mcycle[58]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[58]} .single_bit_orig_name {core/csr_unit_inst/mcycle[58]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[58]/Q} .original_name {core/csr_unit_inst/mcycle[58]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[59]} .original_name {{core/csr_unit_inst/mcycle[59]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[59]} .single_bit_orig_name {core/csr_unit_inst/mcycle[59]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[59]/Q} .original_name {core/csr_unit_inst/mcycle[59]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[60]} .original_name {{core/csr_unit_inst/mcycle[60]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[60]} .single_bit_orig_name {core/csr_unit_inst/mcycle[60]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[60]/Q} .original_name {core/csr_unit_inst/mcycle[60]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[61]} .original_name {{core/csr_unit_inst/mcycle[61]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[61]} .single_bit_orig_name {core/csr_unit_inst/mcycle[61]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[61]/Q} .original_name {core/csr_unit_inst/mcycle[61]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[62]} .original_name {{core/csr_unit_inst/mcycle[62]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[62]} .single_bit_orig_name {core/csr_unit_inst/mcycle[62]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[62]/Q} .original_name {core/csr_unit_inst/mcycle[62]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[63]} .original_name {{core/csr_unit_inst/mcycle[63]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[63]} .single_bit_orig_name {core/csr_unit_inst/mcycle[63]}
set_db -quiet {inst:MCU/core/csr_unit_inst/mcycle_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/mcycle_reg[63]/Q} .original_name {core/csr_unit_inst/mcycle[63]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[0]} .original_name {{core/csr_unit_inst/minstret[0]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[0]} .single_bit_orig_name {core/csr_unit_inst/minstret[0]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[0]/Q} .original_name {core/csr_unit_inst/minstret[0]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[1]} .original_name {{core/csr_unit_inst/minstret[1]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[1]} .single_bit_orig_name {core/csr_unit_inst/minstret[1]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[1]/Q} .original_name {core/csr_unit_inst/minstret[1]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[2]} .original_name {{core/csr_unit_inst/minstret[2]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[2]} .single_bit_orig_name {core/csr_unit_inst/minstret[2]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[2]/Q} .original_name {core/csr_unit_inst/minstret[2]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[3]} .original_name {{core/csr_unit_inst/minstret[3]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[3]} .single_bit_orig_name {core/csr_unit_inst/minstret[3]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[3]/Q} .original_name {core/csr_unit_inst/minstret[3]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[4]} .original_name {{core/csr_unit_inst/minstret[4]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[4]} .single_bit_orig_name {core/csr_unit_inst/minstret[4]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[4]/Q} .original_name {core/csr_unit_inst/minstret[4]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[5]} .original_name {{core/csr_unit_inst/minstret[5]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[5]} .single_bit_orig_name {core/csr_unit_inst/minstret[5]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[5]/Q} .original_name {core/csr_unit_inst/minstret[5]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[6]} .original_name {{core/csr_unit_inst/minstret[6]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[6]} .single_bit_orig_name {core/csr_unit_inst/minstret[6]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[6]/Q} .original_name {core/csr_unit_inst/minstret[6]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[7]} .original_name {{core/csr_unit_inst/minstret[7]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[7]} .single_bit_orig_name {core/csr_unit_inst/minstret[7]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[7]/Q} .original_name {core/csr_unit_inst/minstret[7]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[8]} .original_name {{core/csr_unit_inst/minstret[8]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[8]} .single_bit_orig_name {core/csr_unit_inst/minstret[8]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[8]/Q} .original_name {core/csr_unit_inst/minstret[8]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[9]} .original_name {{core/csr_unit_inst/minstret[9]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[9]} .single_bit_orig_name {core/csr_unit_inst/minstret[9]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[9]/Q} .original_name {core/csr_unit_inst/minstret[9]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[10]} .original_name {{core/csr_unit_inst/minstret[10]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[10]} .single_bit_orig_name {core/csr_unit_inst/minstret[10]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[10]/Q} .original_name {core/csr_unit_inst/minstret[10]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[11]} .original_name {{core/csr_unit_inst/minstret[11]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[11]} .single_bit_orig_name {core/csr_unit_inst/minstret[11]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[11]/Q} .original_name {core/csr_unit_inst/minstret[11]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[12]} .original_name {{core/csr_unit_inst/minstret[12]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[12]} .single_bit_orig_name {core/csr_unit_inst/minstret[12]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[12]/Q} .original_name {core/csr_unit_inst/minstret[12]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[13]} .original_name {{core/csr_unit_inst/minstret[13]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[13]} .single_bit_orig_name {core/csr_unit_inst/minstret[13]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[13]/Q} .original_name {core/csr_unit_inst/minstret[13]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[14]} .original_name {{core/csr_unit_inst/minstret[14]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[14]} .single_bit_orig_name {core/csr_unit_inst/minstret[14]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[14]/Q} .original_name {core/csr_unit_inst/minstret[14]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[15]} .original_name {{core/csr_unit_inst/minstret[15]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[15]} .single_bit_orig_name {core/csr_unit_inst/minstret[15]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[15]/Q} .original_name {core/csr_unit_inst/minstret[15]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[16]} .original_name {{core/csr_unit_inst/minstret[16]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[16]} .single_bit_orig_name {core/csr_unit_inst/minstret[16]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[16]/Q} .original_name {core/csr_unit_inst/minstret[16]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[17]} .original_name {{core/csr_unit_inst/minstret[17]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[17]} .single_bit_orig_name {core/csr_unit_inst/minstret[17]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[17]/Q} .original_name {core/csr_unit_inst/minstret[17]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[18]} .original_name {{core/csr_unit_inst/minstret[18]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[18]} .single_bit_orig_name {core/csr_unit_inst/minstret[18]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[18]/Q} .original_name {core/csr_unit_inst/minstret[18]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[19]} .original_name {{core/csr_unit_inst/minstret[19]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[19]} .single_bit_orig_name {core/csr_unit_inst/minstret[19]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[19]/Q} .original_name {core/csr_unit_inst/minstret[19]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[20]} .original_name {{core/csr_unit_inst/minstret[20]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[20]} .single_bit_orig_name {core/csr_unit_inst/minstret[20]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[20]/Q} .original_name {core/csr_unit_inst/minstret[20]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[21]} .original_name {{core/csr_unit_inst/minstret[21]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[21]} .single_bit_orig_name {core/csr_unit_inst/minstret[21]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[21]/Q} .original_name {core/csr_unit_inst/minstret[21]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[22]} .original_name {{core/csr_unit_inst/minstret[22]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[22]} .single_bit_orig_name {core/csr_unit_inst/minstret[22]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[22]/Q} .original_name {core/csr_unit_inst/minstret[22]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[23]} .original_name {{core/csr_unit_inst/minstret[23]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[23]} .single_bit_orig_name {core/csr_unit_inst/minstret[23]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[23]/Q} .original_name {core/csr_unit_inst/minstret[23]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[24]} .original_name {{core/csr_unit_inst/minstret[24]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[24]} .single_bit_orig_name {core/csr_unit_inst/minstret[24]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[24]/Q} .original_name {core/csr_unit_inst/minstret[24]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[25]} .original_name {{core/csr_unit_inst/minstret[25]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[25]} .single_bit_orig_name {core/csr_unit_inst/minstret[25]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[25]/Q} .original_name {core/csr_unit_inst/minstret[25]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[26]} .original_name {{core/csr_unit_inst/minstret[26]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[26]} .single_bit_orig_name {core/csr_unit_inst/minstret[26]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[26]/Q} .original_name {core/csr_unit_inst/minstret[26]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[27]} .original_name {{core/csr_unit_inst/minstret[27]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[27]} .single_bit_orig_name {core/csr_unit_inst/minstret[27]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[27]/Q} .original_name {core/csr_unit_inst/minstret[27]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[28]} .original_name {{core/csr_unit_inst/minstret[28]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[28]} .single_bit_orig_name {core/csr_unit_inst/minstret[28]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[28]/Q} .original_name {core/csr_unit_inst/minstret[28]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[29]} .original_name {{core/csr_unit_inst/minstret[29]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[29]} .single_bit_orig_name {core/csr_unit_inst/minstret[29]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[29]/Q} .original_name {core/csr_unit_inst/minstret[29]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[30]} .original_name {{core/csr_unit_inst/minstret[30]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[30]} .single_bit_orig_name {core/csr_unit_inst/minstret[30]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[30]/Q} .original_name {core/csr_unit_inst/minstret[30]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[31]} .original_name {{core/csr_unit_inst/minstret[31]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[31]} .single_bit_orig_name {core/csr_unit_inst/minstret[31]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[31]/Q} .original_name {core/csr_unit_inst/minstret[31]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[32]} .original_name {{core/csr_unit_inst/minstret[32]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[32]} .single_bit_orig_name {core/csr_unit_inst/minstret[32]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[32]/Q} .original_name {core/csr_unit_inst/minstret[32]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[33]} .original_name {{core/csr_unit_inst/minstret[33]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[33]} .single_bit_orig_name {core/csr_unit_inst/minstret[33]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[33]/Q} .original_name {core/csr_unit_inst/minstret[33]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[34]} .original_name {{core/csr_unit_inst/minstret[34]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[34]} .single_bit_orig_name {core/csr_unit_inst/minstret[34]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[34]/Q} .original_name {core/csr_unit_inst/minstret[34]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[35]} .original_name {{core/csr_unit_inst/minstret[35]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[35]} .single_bit_orig_name {core/csr_unit_inst/minstret[35]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[35]/Q} .original_name {core/csr_unit_inst/minstret[35]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[36]} .original_name {{core/csr_unit_inst/minstret[36]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[36]} .single_bit_orig_name {core/csr_unit_inst/minstret[36]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[36]/Q} .original_name {core/csr_unit_inst/minstret[36]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[37]} .original_name {{core/csr_unit_inst/minstret[37]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[37]} .single_bit_orig_name {core/csr_unit_inst/minstret[37]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[37]/Q} .original_name {core/csr_unit_inst/minstret[37]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[38]} .original_name {{core/csr_unit_inst/minstret[38]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[38]} .single_bit_orig_name {core/csr_unit_inst/minstret[38]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[38]/Q} .original_name {core/csr_unit_inst/minstret[38]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[39]} .original_name {{core/csr_unit_inst/minstret[39]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[39]} .single_bit_orig_name {core/csr_unit_inst/minstret[39]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[39]/Q} .original_name {core/csr_unit_inst/minstret[39]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[40]} .original_name {{core/csr_unit_inst/minstret[40]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[40]} .single_bit_orig_name {core/csr_unit_inst/minstret[40]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[40]/Q} .original_name {core/csr_unit_inst/minstret[40]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[41]} .original_name {{core/csr_unit_inst/minstret[41]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[41]} .single_bit_orig_name {core/csr_unit_inst/minstret[41]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[41]/Q} .original_name {core/csr_unit_inst/minstret[41]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[42]} .original_name {{core/csr_unit_inst/minstret[42]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[42]} .single_bit_orig_name {core/csr_unit_inst/minstret[42]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[42]/Q} .original_name {core/csr_unit_inst/minstret[42]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[43]} .original_name {{core/csr_unit_inst/minstret[43]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[43]} .single_bit_orig_name {core/csr_unit_inst/minstret[43]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[43]/Q} .original_name {core/csr_unit_inst/minstret[43]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[44]} .original_name {{core/csr_unit_inst/minstret[44]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[44]} .single_bit_orig_name {core/csr_unit_inst/minstret[44]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[44]/Q} .original_name {core/csr_unit_inst/minstret[44]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[45]} .original_name {{core/csr_unit_inst/minstret[45]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[45]} .single_bit_orig_name {core/csr_unit_inst/minstret[45]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[45]/Q} .original_name {core/csr_unit_inst/minstret[45]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[46]} .original_name {{core/csr_unit_inst/minstret[46]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[46]} .single_bit_orig_name {core/csr_unit_inst/minstret[46]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[46]/Q} .original_name {core/csr_unit_inst/minstret[46]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[47]} .original_name {{core/csr_unit_inst/minstret[47]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[47]} .single_bit_orig_name {core/csr_unit_inst/minstret[47]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[47]/Q} .original_name {core/csr_unit_inst/minstret[47]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[48]} .original_name {{core/csr_unit_inst/minstret[48]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[48]} .single_bit_orig_name {core/csr_unit_inst/minstret[48]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[48]/Q} .original_name {core/csr_unit_inst/minstret[48]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[49]} .original_name {{core/csr_unit_inst/minstret[49]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[49]} .single_bit_orig_name {core/csr_unit_inst/minstret[49]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[49]/Q} .original_name {core/csr_unit_inst/minstret[49]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[50]} .original_name {{core/csr_unit_inst/minstret[50]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[50]} .single_bit_orig_name {core/csr_unit_inst/minstret[50]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[50]/Q} .original_name {core/csr_unit_inst/minstret[50]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[51]} .original_name {{core/csr_unit_inst/minstret[51]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[51]} .single_bit_orig_name {core/csr_unit_inst/minstret[51]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[51]/Q} .original_name {core/csr_unit_inst/minstret[51]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[52]} .original_name {{core/csr_unit_inst/minstret[52]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[52]} .single_bit_orig_name {core/csr_unit_inst/minstret[52]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[52]/Q} .original_name {core/csr_unit_inst/minstret[52]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[53]} .original_name {{core/csr_unit_inst/minstret[53]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[53]} .single_bit_orig_name {core/csr_unit_inst/minstret[53]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[53]/Q} .original_name {core/csr_unit_inst/minstret[53]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[54]} .original_name {{core/csr_unit_inst/minstret[54]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[54]} .single_bit_orig_name {core/csr_unit_inst/minstret[54]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[54]/Q} .original_name {core/csr_unit_inst/minstret[54]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[55]} .original_name {{core/csr_unit_inst/minstret[55]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[55]} .single_bit_orig_name {core/csr_unit_inst/minstret[55]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[55]/Q} .original_name {core/csr_unit_inst/minstret[55]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[56]} .original_name {{core/csr_unit_inst/minstret[56]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[56]} .single_bit_orig_name {core/csr_unit_inst/minstret[56]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[56]/Q} .original_name {core/csr_unit_inst/minstret[56]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[57]} .original_name {{core/csr_unit_inst/minstret[57]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[57]} .single_bit_orig_name {core/csr_unit_inst/minstret[57]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[57]/Q} .original_name {core/csr_unit_inst/minstret[57]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[58]} .original_name {{core/csr_unit_inst/minstret[58]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[58]} .single_bit_orig_name {core/csr_unit_inst/minstret[58]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[58]/Q} .original_name {core/csr_unit_inst/minstret[58]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[59]} .original_name {{core/csr_unit_inst/minstret[59]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[59]} .single_bit_orig_name {core/csr_unit_inst/minstret[59]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[59]/Q} .original_name {core/csr_unit_inst/minstret[59]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[60]} .original_name {{core/csr_unit_inst/minstret[60]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[60]} .single_bit_orig_name {core/csr_unit_inst/minstret[60]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[60]/Q} .original_name {core/csr_unit_inst/minstret[60]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[61]} .original_name {{core/csr_unit_inst/minstret[61]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[61]} .single_bit_orig_name {core/csr_unit_inst/minstret[61]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[61]/Q} .original_name {core/csr_unit_inst/minstret[61]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[62]} .original_name {{core/csr_unit_inst/minstret[62]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[62]} .single_bit_orig_name {core/csr_unit_inst/minstret[62]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[62]/Q} .original_name {core/csr_unit_inst/minstret[62]/q}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[63]} .original_name {{core/csr_unit_inst/minstret[63]}}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[63]} .single_bit_orig_name {core/csr_unit_inst/minstret[63]}
set_db -quiet {inst:MCU/core/csr_unit_inst/minstret_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/csr_unit_inst/minstret_reg[63]/Q} .original_name {core/csr_unit_inst/minstret[63]/q}
set_db -quiet module:MCU/datapath .hdl_user_name datapath
set_db -quiet module:MCU/datapath .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/div.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/alu.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/extend.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/regfile_sbirq.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/loadext.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/store_ext.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/datapath.vhd} {../hdl} {}}}
set_db -quiet module:MCU/datapath .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/datapath .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_45 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_45 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_45 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_45 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/RC_CG_HIER_INST49/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/RC_CG_HIER_INST49/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_46 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_46 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_46 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_46 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/RC_CG_HIER_INST50/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/RC_CG_HIER_INST50/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/extend .hdl_user_name extend
set_db -quiet module:MCU/extend .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/extend.vhd} {../hdl} {}}}
set_db -quiet module:MCU/extend .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/extend .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/loadext .hdl_user_name loadext
set_db -quiet module:MCU/loadext .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/loadext.vhd} {../hdl} {}}}
set_db -quiet module:MCU/loadext .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/loadext .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/core/datapath_inst/loadextender/mask_latched_reg[0]} .original_name {{core/datapath_inst/loadextender/mask_latched[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/loadextender/mask_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/loadextender/mask_latched_reg[0]} .single_bit_orig_name {core/datapath_inst/loadextender/mask_latched[0]}
set_db -quiet {inst:MCU/core/datapath_inst/loadextender/mask_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/loadextender/mask_latched_reg[0]/QN} .original_name {core/datapath_inst/loadextender/mask_latched[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/loadextender/mask_latched_reg[1]} .original_name {{core/datapath_inst/loadextender/mask_latched[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/loadextender/mask_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/loadextender/mask_latched_reg[1]} .single_bit_orig_name {core/datapath_inst/loadextender/mask_latched[1]}
set_db -quiet {inst:MCU/core/datapath_inst/loadextender/mask_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/loadextender/mask_latched_reg[1]/Q} .original_name {core/datapath_inst/loadextender/mask_latched[1]/q}
set_db -quiet module:MCU/alu .is_sop_cluster true
set_db -quiet module:MCU/alu .hdl_user_name alu
set_db -quiet module:MCU/alu .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/div.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/alu.vhd} {../hdl} {}}}
set_db -quiet module:MCU/alu .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/alu .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/div .hdl_user_name div
set_db -quiet module:MCU/div .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/div.vhd} {../hdl} {}}}
set_db -quiet module:MCU/div .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/div .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_47 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_47 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_47 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_47 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST51/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST51/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_48 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_48 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_48 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_48 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST52/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST52/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_49 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_49 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_49 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_49 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST53/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST53/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_50 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_50 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_50 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_50 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST54/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST54/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_51 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_51 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_51 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_51 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST55/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST55/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_52 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_52 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_52 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_52 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST56/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST56/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_53 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_53 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_53 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_53 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST57/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST57/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_54 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_54 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_54 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_54 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST58/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST58/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_55 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_55 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_55 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_55 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST59/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST59/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_56 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_56 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_56 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_56 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST60/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/RC_CG_HIER_INST60/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[0]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[3]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[5]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[6]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[8]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[12]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[14]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[16]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[21]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[22]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[24]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[28]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[30]/QN} .original_name {core/datapath_inst/mainalu/divider/N_Abs[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/N_Abs[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_Abs[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_Abs_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/N_Abs[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/N_u[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[0]/QN} .original_name {core/datapath_inst/mainalu/divider/N_u[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/N_u[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/N_u[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/N_u[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/N_u[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[4]/QN} .original_name {core/datapath_inst/mainalu/divider/N_u[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/N_u[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[5]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/N_u[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[6]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/N_u[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/N_u[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[8]/QN} .original_name {core/datapath_inst/mainalu/divider/N_u[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/N_u[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/N_u[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/N_u[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/N_u[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[12]/QN} .original_name {core/datapath_inst/mainalu/divider/N_u[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/N_u[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/N_u[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[14]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/N_u[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/N_u[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[16]/QN} .original_name {core/datapath_inst/mainalu/divider/N_u[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/N_u[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/N_u[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/N_u[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/N_u[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/N_u[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[21]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/N_u[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[22]/QN} .original_name {core/datapath_inst/mainalu/divider/N_u[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/N_u[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/N_u[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[24]/QN} .original_name {core/datapath_inst/mainalu/divider/N_u[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/N_u[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/N_u[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/N_u[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/N_u[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[28]/QN} .original_name {core/datapath_inst/mainalu/divider/N_u[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/N_u[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/N_u[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[30]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/N_u[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/N_u[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/N_u_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/N_u_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/N_u[31]/q}
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/start_reg_reg .original_name core/datapath_inst/mainalu/divider/start_reg
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/start_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/start_reg_reg .single_bit_orig_name core/datapath_inst/mainalu/divider/start_reg
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/start_reg_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/datapath_inst/mainalu/divider/start_reg_reg/QN .original_name core/datapath_inst/mainalu/divider/start_reg/q
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/Q[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/Q[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/Q[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/Q[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/Q[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/Q[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[5]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/Q[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[6]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/Q[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/Q[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[8]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/Q[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/Q[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/Q[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/Q[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[12]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/Q[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/Q[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[14]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/Q[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/Q[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[16]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/Q[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/Q[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/Q[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/Q[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/Q[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[21]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/Q[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[22]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/Q[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/Q[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[24]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/Q[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/Q[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/Q[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/Q[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[28]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/Q[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/Q[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[30]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/Q[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/Q[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[5]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[6]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[8]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[12]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[14]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[16]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[21]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[22]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[24]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[28]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[30]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/Q_unsigned[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/Q_unsigned[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/Q_unsigned_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/Q_unsigned[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/R[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/R[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/R[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/R[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/R[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/R[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/R[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/R[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/R[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/R[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/R[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[5]/Q} .original_name {core/datapath_inst/mainalu/divider/R[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/R[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[6]/Q} .original_name {core/datapath_inst/mainalu/divider/R[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/R[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/R[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/R[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[8]/Q} .original_name {core/datapath_inst/mainalu/divider/R[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/R[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/R[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/R[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/R[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/R[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/R[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/R[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[12]/Q} .original_name {core/datapath_inst/mainalu/divider/R[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/R[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/R[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/R[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[14]/Q} .original_name {core/datapath_inst/mainalu/divider/R[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/R[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/R[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/R[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[16]/Q} .original_name {core/datapath_inst/mainalu/divider/R[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/R[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/R[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/R[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/R[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/R[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/R[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/R[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/R[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/R[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[21]/Q} .original_name {core/datapath_inst/mainalu/divider/R[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/R[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[22]/Q} .original_name {core/datapath_inst/mainalu/divider/R[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/R[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/R[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/R[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[24]/Q} .original_name {core/datapath_inst/mainalu/divider/R[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/R[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/R[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/R[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/R[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/R[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/R[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/R[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[28]/Q} .original_name {core/datapath_inst/mainalu/divider/R[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/R[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/R[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/R[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[30]/Q} .original_name {core/datapath_inst/mainalu/divider/R[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[5]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[6]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[8]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[12]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[14]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[16]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[21]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[22]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[24]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[28]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[30]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/cnt[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/cnt[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/cnt_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/cnt[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/cnt[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/cnt[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/cnt_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/cnt[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/cnt[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/cnt[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/cnt_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/cnt[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/cnt[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/cnt[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/cnt_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/cnt[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/cnt[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/cnt[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/cnt_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/cnt_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/cnt[4]/q}
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/complete_reg .original_name core/datapath_inst/mainalu/divider/complete
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/complete_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/complete_reg .single_bit_orig_name core/datapath_inst/mainalu/divider/complete
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/complete_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/datapath_inst/mainalu/divider/complete_reg/Q .original_name core/datapath_inst/mainalu/divider/complete/q
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/neg_rem_reg .original_name core/datapath_inst/mainalu/divider/neg_rem
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/neg_rem_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/neg_rem_reg .single_bit_orig_name core/datapath_inst/mainalu/divider/neg_rem
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/neg_rem_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/datapath_inst/mainalu/divider/neg_rem_reg/Q .original_name core/datapath_inst/mainalu/divider/neg_rem/q
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/neg_result_reg .original_name core/datapath_inst/mainalu/divider/neg_result
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/neg_result_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/neg_result_reg .single_bit_orig_name core/datapath_inst/mainalu/divider/neg_result
set_db -quiet inst:MCU/core/datapath_inst/mainalu/divider/neg_result_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/datapath_inst/mainalu/divider/neg_result_reg/Q .original_name core/datapath_inst/mainalu/divider/neg_result/q
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/result[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/result[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/result[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/result[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/result[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/result[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/result[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/result[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/result[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/result[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/result[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[5]/Q} .original_name {core/datapath_inst/mainalu/divider/result[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/result[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[6]/Q} .original_name {core/datapath_inst/mainalu/divider/result[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/result[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/result[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/result[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[8]/Q} .original_name {core/datapath_inst/mainalu/divider/result[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/result[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/result[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/result[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/result[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/result[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/result[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/result[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[12]/Q} .original_name {core/datapath_inst/mainalu/divider/result[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/result[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/result[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/result[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[14]/Q} .original_name {core/datapath_inst/mainalu/divider/result[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/result[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/result[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/result[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[16]/Q} .original_name {core/datapath_inst/mainalu/divider/result[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/result[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/result[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/result[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/result[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/result[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/result[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/result[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/result[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/result[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[21]/Q} .original_name {core/datapath_inst/mainalu/divider/result[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/result[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[22]/Q} .original_name {core/datapath_inst/mainalu/divider/result[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/result[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/result[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/result[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[24]/Q} .original_name {core/datapath_inst/mainalu/divider/result[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/result[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/result[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/result[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/result[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/result[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/result[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/result[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[28]/Q} .original_name {core/datapath_inst/mainalu/divider/result[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/result[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/result[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/result[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[30]/Q} .original_name {core/datapath_inst/mainalu/divider/result[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/result[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/result[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/result_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/result_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/result[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/state_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/state[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/state_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/state[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/state_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/state[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/state_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/state[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/state_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/state[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/state_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/state[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/R[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/R[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/R_unsigned[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/R_unsigned[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/R_unsigned_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/R_unsigned[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/D_u[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/D_u[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/D_u[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/D_u[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/D_u[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[5]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/D_u[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/D_u[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[6]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/D_u[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/D_u[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[8]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/D_u[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/D_u[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/D_u[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/D_u[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/D_u[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[12]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/D_u[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/D_u[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[14]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/D_u[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/D_u[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/D_u[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/D_u[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/D_u[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[21]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/D_u[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[22]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/D_u[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/D_u[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[24]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/D_u[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/D_u[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/D_u[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[28]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/D_u[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/D_u[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[30]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/D_u[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/D_u[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[16]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/D_u[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_u[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_u_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_u_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/D_u[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[15]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[15]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[15]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[15]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[3]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[3]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[3]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[3]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[4]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[4]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[4]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[4]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[5]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[5]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[5]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[5]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[6]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[6]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[6]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[6]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[31]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[31]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[31]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[31]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[7]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[7]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[7]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[7]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[8]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[8]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[8]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[8]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[9]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[9]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[9]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[9]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[27]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[27]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[27]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[27]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[10]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[10]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[10]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[10]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[11]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[11]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[11]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[11]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[12]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[12]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[12]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[12]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[23]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[23]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[23]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[23]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[13]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[13]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[13]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[13]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[14]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[14]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[14]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[14]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[2]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[2]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[2]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[2]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[17]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[17]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[17]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[17]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[18]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[18]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[18]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[18]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[19]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[19]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[19]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[19]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[20]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[20]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[20]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[20]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[21]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[21]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[21]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[21]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[22]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[22]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[22]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[22]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[24]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[24]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[24]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[24]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[25]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[25]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[25]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[25]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[26]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[26]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[26]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[26]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[28]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[28]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[28]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[28]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[29]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[29]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[29]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[29]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[30]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[30]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[30]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[30]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[1]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[1]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[16]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[16]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[16]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[16]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[0]} .original_name {{core/datapath_inst/mainalu/divider/D_Abs[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/divider/D_Abs[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/divider/D_Abs_reg[0]/Q} .original_name {core/datapath_inst/mainalu/divider/D_Abs[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/alu_state_reg[0]} .original_name {{core/datapath_inst/mainalu/alu_state[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/alu_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/alu_state_reg[0]} .single_bit_orig_name {core/datapath_inst/mainalu/alu_state[0]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/alu_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/alu_state_reg[0]/Q} .original_name {core/datapath_inst/mainalu/alu_state[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/alu_state_reg[1]} .original_name {{core/datapath_inst/mainalu/alu_state[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/alu_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/alu_state_reg[1]} .single_bit_orig_name {core/datapath_inst/mainalu/alu_state[1]}
set_db -quiet {inst:MCU/core/datapath_inst/mainalu/alu_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/mainalu/alu_state_reg[1]/Q} .original_name {core/datapath_inst/mainalu/alu_state[1]/q}
set_db -quiet inst:MCU/core/datapath_inst/mainalu/div_sel_rem_reg .original_name core/datapath_inst/mainalu/div_sel_rem
set_db -quiet inst:MCU/core/datapath_inst/mainalu/div_sel_rem_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/div_sel_rem_reg .single_bit_orig_name core/datapath_inst/mainalu/div_sel_rem
set_db -quiet inst:MCU/core/datapath_inst/mainalu/div_sel_rem_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/datapath_inst/mainalu/div_sel_rem_reg/Q .original_name core/datapath_inst/mainalu/div_sel_rem/q
set_db -quiet inst:MCU/core/datapath_inst/mainalu/div_sel_signed_reg .original_name core/datapath_inst/mainalu/div_sel_signed
set_db -quiet inst:MCU/core/datapath_inst/mainalu/div_sel_signed_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/datapath_inst/mainalu/div_sel_signed_reg .single_bit_orig_name core/datapath_inst/mainalu/div_sel_signed
set_db -quiet inst:MCU/core/datapath_inst/mainalu/div_sel_signed_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/datapath_inst/mainalu/div_sel_signed_reg/Q .original_name core/datapath_inst/mainalu/div_sel_signed/q
set_db -quiet module:MCU/regfile .hdl_user_name regfile
set_db -quiet module:MCU/regfile .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/regfile_sbirq.vhd} {../hdl} {}}}
set_db -quiet module:MCU/regfile .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/regfile .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_57 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_57 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_57 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_57 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST61/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST61/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_58 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_58 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_58 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_58 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST62/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST62/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_59 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_59 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_59 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_59 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST63/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST63/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_60 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_60 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_60 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_60 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST64/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST64/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_61 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_61 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_61 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_61 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST65/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST65/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_62 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_62 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_62 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_62 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST66/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST66/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_63 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_63 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_63 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_63 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST67/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST67/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_64 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_64 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_64 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_64 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST68/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST68/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_65 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_65 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_65 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_65 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST69/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST69/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_66 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_66 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_66 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_66 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST70/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST70/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_67 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_67 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_67 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_67 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST71/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST71/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_68 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_68 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_68 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_68 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST72/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST72/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_69 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_69 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_69 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_69 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_70 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_70 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_70 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_70 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST74/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST74/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_71 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_71 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_71 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_71 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST75/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST75/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_72 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_72 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_72 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_72 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST76/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST76/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_73 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_73 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_73 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_73 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_74 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_74 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_74 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_74 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST78/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST78/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_75 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_75 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_75 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_75 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST79/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST79/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_76 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_76 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_76 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_76 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST80/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST80/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_77 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_77 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_77 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_77 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST81/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST81/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_78 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_78 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_78 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_78 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST82/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST82/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_79 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_79 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_79 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_79 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_80 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_80 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_80 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_80 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST84/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST84/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_81 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_81 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_81 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_81 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_82 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_82 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_82 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_82 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST86/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST86/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_83 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_83 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_83 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_83 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST87/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST87/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_84 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_84 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_84 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_84 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST88/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST88/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_85 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_85 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_85 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_85 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST89/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST89/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_86 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_86 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_86 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_86 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST90/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST90/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_87 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_87 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_87 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_87 .boundary_opto strict_no
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST91/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/datapath_inst/rf/RC_CG_HIER_INST91/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][0]} .original_name {{core/datapath_inst/rf/registers[1][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][0]/Q} .original_name {core/datapath_inst/rf/registers[1][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][1]} .original_name {{core/datapath_inst/rf/registers[1][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][1]/Q} .original_name {core/datapath_inst/rf/registers[1][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][2]} .original_name {{core/datapath_inst/rf/registers[1][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][2]/Q} .original_name {core/datapath_inst/rf/registers[1][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][3]} .original_name {{core/datapath_inst/rf/registers[1][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][3]/Q} .original_name {core/datapath_inst/rf/registers[1][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][4]} .original_name {{core/datapath_inst/rf/registers[1][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][4]/Q} .original_name {core/datapath_inst/rf/registers[1][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][5]} .original_name {{core/datapath_inst/rf/registers[1][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][5]/Q} .original_name {core/datapath_inst/rf/registers[1][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][6]} .original_name {{core/datapath_inst/rf/registers[1][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][6]/Q} .original_name {core/datapath_inst/rf/registers[1][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][7]} .original_name {{core/datapath_inst/rf/registers[1][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][7]/Q} .original_name {core/datapath_inst/rf/registers[1][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][8]} .original_name {{core/datapath_inst/rf/registers[1][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][8]/Q} .original_name {core/datapath_inst/rf/registers[1][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][9]} .original_name {{core/datapath_inst/rf/registers[1][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][9]/Q} .original_name {core/datapath_inst/rf/registers[1][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][10]} .original_name {{core/datapath_inst/rf/registers[1][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][10]/Q} .original_name {core/datapath_inst/rf/registers[1][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][11]} .original_name {{core/datapath_inst/rf/registers[1][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][11]/Q} .original_name {core/datapath_inst/rf/registers[1][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][12]} .original_name {{core/datapath_inst/rf/registers[1][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][12]/Q} .original_name {core/datapath_inst/rf/registers[1][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][13]} .original_name {{core/datapath_inst/rf/registers[1][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][13]/Q} .original_name {core/datapath_inst/rf/registers[1][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][14]} .original_name {{core/datapath_inst/rf/registers[1][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][14]/Q} .original_name {core/datapath_inst/rf/registers[1][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][15]} .original_name {{core/datapath_inst/rf/registers[1][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][15]/Q} .original_name {core/datapath_inst/rf/registers[1][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][16]} .original_name {{core/datapath_inst/rf/registers[1][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][16]/Q} .original_name {core/datapath_inst/rf/registers[1][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][17]} .original_name {{core/datapath_inst/rf/registers[1][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][17]/Q} .original_name {core/datapath_inst/rf/registers[1][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][18]} .original_name {{core/datapath_inst/rf/registers[1][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][18]/Q} .original_name {core/datapath_inst/rf/registers[1][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][19]} .original_name {{core/datapath_inst/rf/registers[1][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][19]/Q} .original_name {core/datapath_inst/rf/registers[1][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][20]} .original_name {{core/datapath_inst/rf/registers[1][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][20]/Q} .original_name {core/datapath_inst/rf/registers[1][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][21]} .original_name {{core/datapath_inst/rf/registers[1][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][21]/Q} .original_name {core/datapath_inst/rf/registers[1][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][22]} .original_name {{core/datapath_inst/rf/registers[1][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][22]/Q} .original_name {core/datapath_inst/rf/registers[1][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][23]} .original_name {{core/datapath_inst/rf/registers[1][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][23]/Q} .original_name {core/datapath_inst/rf/registers[1][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][24]} .original_name {{core/datapath_inst/rf/registers[1][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][24]/Q} .original_name {core/datapath_inst/rf/registers[1][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][25]} .original_name {{core/datapath_inst/rf/registers[1][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][25]/Q} .original_name {core/datapath_inst/rf/registers[1][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][26]} .original_name {{core/datapath_inst/rf/registers[1][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][26]/Q} .original_name {core/datapath_inst/rf/registers[1][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][27]} .original_name {{core/datapath_inst/rf/registers[1][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][27]/Q} .original_name {core/datapath_inst/rf/registers[1][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][28]} .original_name {{core/datapath_inst/rf/registers[1][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][28]/Q} .original_name {core/datapath_inst/rf/registers[1][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][29]} .original_name {{core/datapath_inst/rf/registers[1][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][29]/Q} .original_name {core/datapath_inst/rf/registers[1][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][30]} .original_name {{core/datapath_inst/rf/registers[1][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][30]/Q} .original_name {core/datapath_inst/rf/registers[1][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][31]} .original_name {{core/datapath_inst/rf/registers[1][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[1][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[1][31]/Q} .original_name {core/datapath_inst/rf/registers[1][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][0]} .original_name {{core/datapath_inst/rf/registers[2][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][0]/Q} .original_name {core/datapath_inst/rf/registers[2][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][1]} .original_name {{core/datapath_inst/rf/registers[2][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][1]/Q} .original_name {core/datapath_inst/rf/registers[2][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][2]} .original_name {{core/datapath_inst/rf/registers[2][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][2]/Q} .original_name {core/datapath_inst/rf/registers[2][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][3]} .original_name {{core/datapath_inst/rf/registers[2][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][3]/Q} .original_name {core/datapath_inst/rf/registers[2][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][4]} .original_name {{core/datapath_inst/rf/registers[2][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][4]/Q} .original_name {core/datapath_inst/rf/registers[2][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][5]} .original_name {{core/datapath_inst/rf/registers[2][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][5]/Q} .original_name {core/datapath_inst/rf/registers[2][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][6]} .original_name {{core/datapath_inst/rf/registers[2][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][6]/Q} .original_name {core/datapath_inst/rf/registers[2][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][7]} .original_name {{core/datapath_inst/rf/registers[2][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][7]/Q} .original_name {core/datapath_inst/rf/registers[2][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][8]} .original_name {{core/datapath_inst/rf/registers[2][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][8]/Q} .original_name {core/datapath_inst/rf/registers[2][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][9]} .original_name {{core/datapath_inst/rf/registers[2][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][9]/Q} .original_name {core/datapath_inst/rf/registers[2][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][10]} .original_name {{core/datapath_inst/rf/registers[2][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][10]/Q} .original_name {core/datapath_inst/rf/registers[2][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][11]} .original_name {{core/datapath_inst/rf/registers[2][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][11]/Q} .original_name {core/datapath_inst/rf/registers[2][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][12]} .original_name {{core/datapath_inst/rf/registers[2][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][12]/Q} .original_name {core/datapath_inst/rf/registers[2][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][13]} .original_name {{core/datapath_inst/rf/registers[2][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][13]/Q} .original_name {core/datapath_inst/rf/registers[2][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][14]} .original_name {{core/datapath_inst/rf/registers[2][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][14]/Q} .original_name {core/datapath_inst/rf/registers[2][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][15]} .original_name {{core/datapath_inst/rf/registers[2][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][15]/Q} .original_name {core/datapath_inst/rf/registers[2][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][16]} .original_name {{core/datapath_inst/rf/registers[2][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][16]/Q} .original_name {core/datapath_inst/rf/registers[2][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][17]} .original_name {{core/datapath_inst/rf/registers[2][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][17]/Q} .original_name {core/datapath_inst/rf/registers[2][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][18]} .original_name {{core/datapath_inst/rf/registers[2][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][18]/Q} .original_name {core/datapath_inst/rf/registers[2][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][19]} .original_name {{core/datapath_inst/rf/registers[2][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][19]/Q} .original_name {core/datapath_inst/rf/registers[2][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][20]} .original_name {{core/datapath_inst/rf/registers[2][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][20]/Q} .original_name {core/datapath_inst/rf/registers[2][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][21]} .original_name {{core/datapath_inst/rf/registers[2][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][21]/Q} .original_name {core/datapath_inst/rf/registers[2][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][22]} .original_name {{core/datapath_inst/rf/registers[2][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][22]/Q} .original_name {core/datapath_inst/rf/registers[2][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][23]} .original_name {{core/datapath_inst/rf/registers[2][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][23]/Q} .original_name {core/datapath_inst/rf/registers[2][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][24]} .original_name {{core/datapath_inst/rf/registers[2][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][24]/Q} .original_name {core/datapath_inst/rf/registers[2][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][25]} .original_name {{core/datapath_inst/rf/registers[2][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][25]/Q} .original_name {core/datapath_inst/rf/registers[2][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][26]} .original_name {{core/datapath_inst/rf/registers[2][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][26]/Q} .original_name {core/datapath_inst/rf/registers[2][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][27]} .original_name {{core/datapath_inst/rf/registers[2][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][27]/Q} .original_name {core/datapath_inst/rf/registers[2][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][28]} .original_name {{core/datapath_inst/rf/registers[2][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][28]/Q} .original_name {core/datapath_inst/rf/registers[2][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][29]} .original_name {{core/datapath_inst/rf/registers[2][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][29]/Q} .original_name {core/datapath_inst/rf/registers[2][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][30]} .original_name {{core/datapath_inst/rf/registers[2][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][30]/Q} .original_name {core/datapath_inst/rf/registers[2][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][31]} .original_name {{core/datapath_inst/rf/registers[2][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[2][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[2][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[2][31]/Q} .original_name {core/datapath_inst/rf/registers[2][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][0]} .original_name {{core/datapath_inst/rf/registers[3][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][0]/Q} .original_name {core/datapath_inst/rf/registers[3][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][1]} .original_name {{core/datapath_inst/rf/registers[3][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][1]/Q} .original_name {core/datapath_inst/rf/registers[3][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][2]} .original_name {{core/datapath_inst/rf/registers[3][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][2]/Q} .original_name {core/datapath_inst/rf/registers[3][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][3]} .original_name {{core/datapath_inst/rf/registers[3][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][3]/Q} .original_name {core/datapath_inst/rf/registers[3][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][4]} .original_name {{core/datapath_inst/rf/registers[3][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][4]/Q} .original_name {core/datapath_inst/rf/registers[3][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][5]} .original_name {{core/datapath_inst/rf/registers[3][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][5]/Q} .original_name {core/datapath_inst/rf/registers[3][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][6]} .original_name {{core/datapath_inst/rf/registers[3][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][6]/Q} .original_name {core/datapath_inst/rf/registers[3][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][7]} .original_name {{core/datapath_inst/rf/registers[3][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][7]/Q} .original_name {core/datapath_inst/rf/registers[3][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][8]} .original_name {{core/datapath_inst/rf/registers[3][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][8]/Q} .original_name {core/datapath_inst/rf/registers[3][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][9]} .original_name {{core/datapath_inst/rf/registers[3][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][9]/Q} .original_name {core/datapath_inst/rf/registers[3][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][10]} .original_name {{core/datapath_inst/rf/registers[3][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][10]/Q} .original_name {core/datapath_inst/rf/registers[3][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][11]} .original_name {{core/datapath_inst/rf/registers[3][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][11]/Q} .original_name {core/datapath_inst/rf/registers[3][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][12]} .original_name {{core/datapath_inst/rf/registers[3][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][12]/Q} .original_name {core/datapath_inst/rf/registers[3][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][13]} .original_name {{core/datapath_inst/rf/registers[3][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][13]/Q} .original_name {core/datapath_inst/rf/registers[3][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][14]} .original_name {{core/datapath_inst/rf/registers[3][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][14]/Q} .original_name {core/datapath_inst/rf/registers[3][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][15]} .original_name {{core/datapath_inst/rf/registers[3][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][15]/Q} .original_name {core/datapath_inst/rf/registers[3][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][16]} .original_name {{core/datapath_inst/rf/registers[3][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][16]/Q} .original_name {core/datapath_inst/rf/registers[3][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][17]} .original_name {{core/datapath_inst/rf/registers[3][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][17]/Q} .original_name {core/datapath_inst/rf/registers[3][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][18]} .original_name {{core/datapath_inst/rf/registers[3][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][18]/Q} .original_name {core/datapath_inst/rf/registers[3][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][19]} .original_name {{core/datapath_inst/rf/registers[3][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][19]/Q} .original_name {core/datapath_inst/rf/registers[3][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][20]} .original_name {{core/datapath_inst/rf/registers[3][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][20]/Q} .original_name {core/datapath_inst/rf/registers[3][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][21]} .original_name {{core/datapath_inst/rf/registers[3][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][21]/Q} .original_name {core/datapath_inst/rf/registers[3][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][22]} .original_name {{core/datapath_inst/rf/registers[3][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][22]/Q} .original_name {core/datapath_inst/rf/registers[3][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][23]} .original_name {{core/datapath_inst/rf/registers[3][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][23]/Q} .original_name {core/datapath_inst/rf/registers[3][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][24]} .original_name {{core/datapath_inst/rf/registers[3][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][24]/Q} .original_name {core/datapath_inst/rf/registers[3][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][25]} .original_name {{core/datapath_inst/rf/registers[3][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][25]/Q} .original_name {core/datapath_inst/rf/registers[3][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][26]} .original_name {{core/datapath_inst/rf/registers[3][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][26]/Q} .original_name {core/datapath_inst/rf/registers[3][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][27]} .original_name {{core/datapath_inst/rf/registers[3][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][27]/Q} .original_name {core/datapath_inst/rf/registers[3][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][28]} .original_name {{core/datapath_inst/rf/registers[3][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][28]/Q} .original_name {core/datapath_inst/rf/registers[3][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][29]} .original_name {{core/datapath_inst/rf/registers[3][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][29]/Q} .original_name {core/datapath_inst/rf/registers[3][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][30]} .original_name {{core/datapath_inst/rf/registers[3][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][30]/Q} .original_name {core/datapath_inst/rf/registers[3][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][31]} .original_name {{core/datapath_inst/rf/registers[3][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[3][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[3][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[3][31]/Q} .original_name {core/datapath_inst/rf/registers[3][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][0]} .original_name {{core/datapath_inst/rf/registers[4][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][0]/Q} .original_name {core/datapath_inst/rf/registers[4][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][1]} .original_name {{core/datapath_inst/rf/registers[4][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][1]/Q} .original_name {core/datapath_inst/rf/registers[4][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][2]} .original_name {{core/datapath_inst/rf/registers[4][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][2]/Q} .original_name {core/datapath_inst/rf/registers[4][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][3]} .original_name {{core/datapath_inst/rf/registers[4][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][3]/Q} .original_name {core/datapath_inst/rf/registers[4][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][4]} .original_name {{core/datapath_inst/rf/registers[4][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][4]/Q} .original_name {core/datapath_inst/rf/registers[4][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][5]} .original_name {{core/datapath_inst/rf/registers[4][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][5]/Q} .original_name {core/datapath_inst/rf/registers[4][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][6]} .original_name {{core/datapath_inst/rf/registers[4][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][6]/Q} .original_name {core/datapath_inst/rf/registers[4][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][7]} .original_name {{core/datapath_inst/rf/registers[4][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][7]/Q} .original_name {core/datapath_inst/rf/registers[4][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][8]} .original_name {{core/datapath_inst/rf/registers[4][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][8]/Q} .original_name {core/datapath_inst/rf/registers[4][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][9]} .original_name {{core/datapath_inst/rf/registers[4][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][9]/Q} .original_name {core/datapath_inst/rf/registers[4][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][10]} .original_name {{core/datapath_inst/rf/registers[4][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][10]/Q} .original_name {core/datapath_inst/rf/registers[4][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][11]} .original_name {{core/datapath_inst/rf/registers[4][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][11]/Q} .original_name {core/datapath_inst/rf/registers[4][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][12]} .original_name {{core/datapath_inst/rf/registers[4][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][12]/Q} .original_name {core/datapath_inst/rf/registers[4][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][13]} .original_name {{core/datapath_inst/rf/registers[4][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][13]/Q} .original_name {core/datapath_inst/rf/registers[4][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][14]} .original_name {{core/datapath_inst/rf/registers[4][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][14]/Q} .original_name {core/datapath_inst/rf/registers[4][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][15]} .original_name {{core/datapath_inst/rf/registers[4][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][15]/Q} .original_name {core/datapath_inst/rf/registers[4][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][16]} .original_name {{core/datapath_inst/rf/registers[4][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][16]/Q} .original_name {core/datapath_inst/rf/registers[4][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][17]} .original_name {{core/datapath_inst/rf/registers[4][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][17]/Q} .original_name {core/datapath_inst/rf/registers[4][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][18]} .original_name {{core/datapath_inst/rf/registers[4][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][18]/Q} .original_name {core/datapath_inst/rf/registers[4][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][19]} .original_name {{core/datapath_inst/rf/registers[4][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][19]/Q} .original_name {core/datapath_inst/rf/registers[4][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][20]} .original_name {{core/datapath_inst/rf/registers[4][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][20]/Q} .original_name {core/datapath_inst/rf/registers[4][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][21]} .original_name {{core/datapath_inst/rf/registers[4][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][21]/Q} .original_name {core/datapath_inst/rf/registers[4][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][22]} .original_name {{core/datapath_inst/rf/registers[4][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][22]/Q} .original_name {core/datapath_inst/rf/registers[4][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][23]} .original_name {{core/datapath_inst/rf/registers[4][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][23]/Q} .original_name {core/datapath_inst/rf/registers[4][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][24]} .original_name {{core/datapath_inst/rf/registers[4][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][24]/Q} .original_name {core/datapath_inst/rf/registers[4][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][25]} .original_name {{core/datapath_inst/rf/registers[4][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][25]/Q} .original_name {core/datapath_inst/rf/registers[4][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][26]} .original_name {{core/datapath_inst/rf/registers[4][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][26]/Q} .original_name {core/datapath_inst/rf/registers[4][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][27]} .original_name {{core/datapath_inst/rf/registers[4][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][27]/Q} .original_name {core/datapath_inst/rf/registers[4][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][28]} .original_name {{core/datapath_inst/rf/registers[4][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][28]/Q} .original_name {core/datapath_inst/rf/registers[4][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][29]} .original_name {{core/datapath_inst/rf/registers[4][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][29]/Q} .original_name {core/datapath_inst/rf/registers[4][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][30]} .original_name {{core/datapath_inst/rf/registers[4][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][30]/Q} .original_name {core/datapath_inst/rf/registers[4][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][31]} .original_name {{core/datapath_inst/rf/registers[4][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[4][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[4][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[4][31]/Q} .original_name {core/datapath_inst/rf/registers[4][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][0]} .original_name {{core/datapath_inst/rf/registers[5][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][0]/Q} .original_name {core/datapath_inst/rf/registers[5][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][1]} .original_name {{core/datapath_inst/rf/registers[5][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][1]/Q} .original_name {core/datapath_inst/rf/registers[5][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][2]} .original_name {{core/datapath_inst/rf/registers[5][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][2]/Q} .original_name {core/datapath_inst/rf/registers[5][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][3]} .original_name {{core/datapath_inst/rf/registers[5][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][3]/Q} .original_name {core/datapath_inst/rf/registers[5][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][4]} .original_name {{core/datapath_inst/rf/registers[5][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][4]/Q} .original_name {core/datapath_inst/rf/registers[5][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][5]} .original_name {{core/datapath_inst/rf/registers[5][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][5]/Q} .original_name {core/datapath_inst/rf/registers[5][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][6]} .original_name {{core/datapath_inst/rf/registers[5][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][6]/Q} .original_name {core/datapath_inst/rf/registers[5][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][7]} .original_name {{core/datapath_inst/rf/registers[5][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][7]/Q} .original_name {core/datapath_inst/rf/registers[5][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][8]} .original_name {{core/datapath_inst/rf/registers[5][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][8]/Q} .original_name {core/datapath_inst/rf/registers[5][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][9]} .original_name {{core/datapath_inst/rf/registers[5][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][9]/Q} .original_name {core/datapath_inst/rf/registers[5][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][10]} .original_name {{core/datapath_inst/rf/registers[5][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][10]/Q} .original_name {core/datapath_inst/rf/registers[5][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][11]} .original_name {{core/datapath_inst/rf/registers[5][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][11]/Q} .original_name {core/datapath_inst/rf/registers[5][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][12]} .original_name {{core/datapath_inst/rf/registers[5][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][12]/Q} .original_name {core/datapath_inst/rf/registers[5][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][13]} .original_name {{core/datapath_inst/rf/registers[5][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][13]/Q} .original_name {core/datapath_inst/rf/registers[5][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][14]} .original_name {{core/datapath_inst/rf/registers[5][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][14]/Q} .original_name {core/datapath_inst/rf/registers[5][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][15]} .original_name {{core/datapath_inst/rf/registers[5][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][15]/Q} .original_name {core/datapath_inst/rf/registers[5][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][16]} .original_name {{core/datapath_inst/rf/registers[5][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][16]/Q} .original_name {core/datapath_inst/rf/registers[5][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][17]} .original_name {{core/datapath_inst/rf/registers[5][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][17]/Q} .original_name {core/datapath_inst/rf/registers[5][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][18]} .original_name {{core/datapath_inst/rf/registers[5][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][18]/Q} .original_name {core/datapath_inst/rf/registers[5][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][19]} .original_name {{core/datapath_inst/rf/registers[5][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][19]/Q} .original_name {core/datapath_inst/rf/registers[5][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][20]} .original_name {{core/datapath_inst/rf/registers[5][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][20]/Q} .original_name {core/datapath_inst/rf/registers[5][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][21]} .original_name {{core/datapath_inst/rf/registers[5][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][21]/Q} .original_name {core/datapath_inst/rf/registers[5][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][22]} .original_name {{core/datapath_inst/rf/registers[5][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][22]/Q} .original_name {core/datapath_inst/rf/registers[5][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][23]} .original_name {{core/datapath_inst/rf/registers[5][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][23]/Q} .original_name {core/datapath_inst/rf/registers[5][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][24]} .original_name {{core/datapath_inst/rf/registers[5][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][24]/Q} .original_name {core/datapath_inst/rf/registers[5][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][25]} .original_name {{core/datapath_inst/rf/registers[5][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][25]/Q} .original_name {core/datapath_inst/rf/registers[5][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][26]} .original_name {{core/datapath_inst/rf/registers[5][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][26]/Q} .original_name {core/datapath_inst/rf/registers[5][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][27]} .original_name {{core/datapath_inst/rf/registers[5][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][27]/Q} .original_name {core/datapath_inst/rf/registers[5][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][28]} .original_name {{core/datapath_inst/rf/registers[5][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][28]/Q} .original_name {core/datapath_inst/rf/registers[5][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][29]} .original_name {{core/datapath_inst/rf/registers[5][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][29]/Q} .original_name {core/datapath_inst/rf/registers[5][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][30]} .original_name {{core/datapath_inst/rf/registers[5][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][30]/Q} .original_name {core/datapath_inst/rf/registers[5][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][31]} .original_name {{core/datapath_inst/rf/registers[5][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[5][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[5][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[5][31]/Q} .original_name {core/datapath_inst/rf/registers[5][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][0]} .original_name {{core/datapath_inst/rf/registers[6][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][0]/Q} .original_name {core/datapath_inst/rf/registers[6][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][1]} .original_name {{core/datapath_inst/rf/registers[6][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][1]/Q} .original_name {core/datapath_inst/rf/registers[6][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][2]} .original_name {{core/datapath_inst/rf/registers[6][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][2]/Q} .original_name {core/datapath_inst/rf/registers[6][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][3]} .original_name {{core/datapath_inst/rf/registers[6][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][3]/Q} .original_name {core/datapath_inst/rf/registers[6][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][4]} .original_name {{core/datapath_inst/rf/registers[6][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][4]/Q} .original_name {core/datapath_inst/rf/registers[6][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][5]} .original_name {{core/datapath_inst/rf/registers[6][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][5]/Q} .original_name {core/datapath_inst/rf/registers[6][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][6]} .original_name {{core/datapath_inst/rf/registers[6][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][6]/Q} .original_name {core/datapath_inst/rf/registers[6][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][7]} .original_name {{core/datapath_inst/rf/registers[6][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][7]/Q} .original_name {core/datapath_inst/rf/registers[6][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][8]} .original_name {{core/datapath_inst/rf/registers[6][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][8]/Q} .original_name {core/datapath_inst/rf/registers[6][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][9]} .original_name {{core/datapath_inst/rf/registers[6][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][9]/Q} .original_name {core/datapath_inst/rf/registers[6][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][10]} .original_name {{core/datapath_inst/rf/registers[6][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][10]/Q} .original_name {core/datapath_inst/rf/registers[6][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][11]} .original_name {{core/datapath_inst/rf/registers[6][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][11]/Q} .original_name {core/datapath_inst/rf/registers[6][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][12]} .original_name {{core/datapath_inst/rf/registers[6][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][12]/Q} .original_name {core/datapath_inst/rf/registers[6][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][13]} .original_name {{core/datapath_inst/rf/registers[6][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][13]/Q} .original_name {core/datapath_inst/rf/registers[6][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][14]} .original_name {{core/datapath_inst/rf/registers[6][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][14]/Q} .original_name {core/datapath_inst/rf/registers[6][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][15]} .original_name {{core/datapath_inst/rf/registers[6][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][15]/Q} .original_name {core/datapath_inst/rf/registers[6][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][16]} .original_name {{core/datapath_inst/rf/registers[6][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][16]/Q} .original_name {core/datapath_inst/rf/registers[6][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][17]} .original_name {{core/datapath_inst/rf/registers[6][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][17]/Q} .original_name {core/datapath_inst/rf/registers[6][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][18]} .original_name {{core/datapath_inst/rf/registers[6][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][18]/Q} .original_name {core/datapath_inst/rf/registers[6][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][19]} .original_name {{core/datapath_inst/rf/registers[6][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][19]/Q} .original_name {core/datapath_inst/rf/registers[6][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][20]} .original_name {{core/datapath_inst/rf/registers[6][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][20]/Q} .original_name {core/datapath_inst/rf/registers[6][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][21]} .original_name {{core/datapath_inst/rf/registers[6][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][21]/Q} .original_name {core/datapath_inst/rf/registers[6][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][22]} .original_name {{core/datapath_inst/rf/registers[6][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][22]/Q} .original_name {core/datapath_inst/rf/registers[6][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][23]} .original_name {{core/datapath_inst/rf/registers[6][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][23]/Q} .original_name {core/datapath_inst/rf/registers[6][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][24]} .original_name {{core/datapath_inst/rf/registers[6][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][24]/Q} .original_name {core/datapath_inst/rf/registers[6][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][25]} .original_name {{core/datapath_inst/rf/registers[6][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][25]/Q} .original_name {core/datapath_inst/rf/registers[6][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][26]} .original_name {{core/datapath_inst/rf/registers[6][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][26]/Q} .original_name {core/datapath_inst/rf/registers[6][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][27]} .original_name {{core/datapath_inst/rf/registers[6][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][27]/Q} .original_name {core/datapath_inst/rf/registers[6][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][28]} .original_name {{core/datapath_inst/rf/registers[6][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][28]/Q} .original_name {core/datapath_inst/rf/registers[6][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][29]} .original_name {{core/datapath_inst/rf/registers[6][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][29]/Q} .original_name {core/datapath_inst/rf/registers[6][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][30]} .original_name {{core/datapath_inst/rf/registers[6][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][30]/Q} .original_name {core/datapath_inst/rf/registers[6][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][31]} .original_name {{core/datapath_inst/rf/registers[6][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[6][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[6][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[6][31]/Q} .original_name {core/datapath_inst/rf/registers[6][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][0]} .original_name {{core/datapath_inst/rf/registers[7][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][0]/Q} .original_name {core/datapath_inst/rf/registers[7][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][1]} .original_name {{core/datapath_inst/rf/registers[7][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][1]/Q} .original_name {core/datapath_inst/rf/registers[7][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][2]} .original_name {{core/datapath_inst/rf/registers[7][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][2]/Q} .original_name {core/datapath_inst/rf/registers[7][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][3]} .original_name {{core/datapath_inst/rf/registers[7][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][3]/Q} .original_name {core/datapath_inst/rf/registers[7][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][4]} .original_name {{core/datapath_inst/rf/registers[7][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][4]/Q} .original_name {core/datapath_inst/rf/registers[7][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][5]} .original_name {{core/datapath_inst/rf/registers[7][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][5]/Q} .original_name {core/datapath_inst/rf/registers[7][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][6]} .original_name {{core/datapath_inst/rf/registers[7][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][6]/Q} .original_name {core/datapath_inst/rf/registers[7][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][7]} .original_name {{core/datapath_inst/rf/registers[7][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][7]/Q} .original_name {core/datapath_inst/rf/registers[7][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][8]} .original_name {{core/datapath_inst/rf/registers[7][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][8]/Q} .original_name {core/datapath_inst/rf/registers[7][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][9]} .original_name {{core/datapath_inst/rf/registers[7][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][9]/Q} .original_name {core/datapath_inst/rf/registers[7][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][10]} .original_name {{core/datapath_inst/rf/registers[7][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][10]/Q} .original_name {core/datapath_inst/rf/registers[7][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][11]} .original_name {{core/datapath_inst/rf/registers[7][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][11]/Q} .original_name {core/datapath_inst/rf/registers[7][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][12]} .original_name {{core/datapath_inst/rf/registers[7][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][12]/Q} .original_name {core/datapath_inst/rf/registers[7][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][13]} .original_name {{core/datapath_inst/rf/registers[7][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][13]/Q} .original_name {core/datapath_inst/rf/registers[7][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][14]} .original_name {{core/datapath_inst/rf/registers[7][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][14]/Q} .original_name {core/datapath_inst/rf/registers[7][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][15]} .original_name {{core/datapath_inst/rf/registers[7][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][15]/Q} .original_name {core/datapath_inst/rf/registers[7][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][16]} .original_name {{core/datapath_inst/rf/registers[7][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][16]/Q} .original_name {core/datapath_inst/rf/registers[7][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][17]} .original_name {{core/datapath_inst/rf/registers[7][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][17]/Q} .original_name {core/datapath_inst/rf/registers[7][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][18]} .original_name {{core/datapath_inst/rf/registers[7][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][18]/Q} .original_name {core/datapath_inst/rf/registers[7][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][19]} .original_name {{core/datapath_inst/rf/registers[7][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][19]/Q} .original_name {core/datapath_inst/rf/registers[7][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][20]} .original_name {{core/datapath_inst/rf/registers[7][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][20]/Q} .original_name {core/datapath_inst/rf/registers[7][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][21]} .original_name {{core/datapath_inst/rf/registers[7][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][21]/Q} .original_name {core/datapath_inst/rf/registers[7][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][22]} .original_name {{core/datapath_inst/rf/registers[7][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][22]/Q} .original_name {core/datapath_inst/rf/registers[7][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][23]} .original_name {{core/datapath_inst/rf/registers[7][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][23]/Q} .original_name {core/datapath_inst/rf/registers[7][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][24]} .original_name {{core/datapath_inst/rf/registers[7][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][24]/Q} .original_name {core/datapath_inst/rf/registers[7][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][25]} .original_name {{core/datapath_inst/rf/registers[7][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][25]/Q} .original_name {core/datapath_inst/rf/registers[7][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][26]} .original_name {{core/datapath_inst/rf/registers[7][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][26]/Q} .original_name {core/datapath_inst/rf/registers[7][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][27]} .original_name {{core/datapath_inst/rf/registers[7][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][27]/Q} .original_name {core/datapath_inst/rf/registers[7][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][28]} .original_name {{core/datapath_inst/rf/registers[7][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][28]/Q} .original_name {core/datapath_inst/rf/registers[7][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][29]} .original_name {{core/datapath_inst/rf/registers[7][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][29]/Q} .original_name {core/datapath_inst/rf/registers[7][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][30]} .original_name {{core/datapath_inst/rf/registers[7][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][30]/Q} .original_name {core/datapath_inst/rf/registers[7][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][31]} .original_name {{core/datapath_inst/rf/registers[7][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[7][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[7][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[7][31]/Q} .original_name {core/datapath_inst/rf/registers[7][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][0]} .original_name {{core/datapath_inst/rf/registers[8][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][0]/Q} .original_name {core/datapath_inst/rf/registers[8][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][1]} .original_name {{core/datapath_inst/rf/registers[8][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][1]/Q} .original_name {core/datapath_inst/rf/registers[8][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][2]} .original_name {{core/datapath_inst/rf/registers[8][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][2]/Q} .original_name {core/datapath_inst/rf/registers[8][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][3]} .original_name {{core/datapath_inst/rf/registers[8][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][3]/Q} .original_name {core/datapath_inst/rf/registers[8][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][4]} .original_name {{core/datapath_inst/rf/registers[8][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][4]/Q} .original_name {core/datapath_inst/rf/registers[8][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][5]} .original_name {{core/datapath_inst/rf/registers[8][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][5]/Q} .original_name {core/datapath_inst/rf/registers[8][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][6]} .original_name {{core/datapath_inst/rf/registers[8][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][6]/Q} .original_name {core/datapath_inst/rf/registers[8][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][7]} .original_name {{core/datapath_inst/rf/registers[8][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][7]/Q} .original_name {core/datapath_inst/rf/registers[8][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][8]} .original_name {{core/datapath_inst/rf/registers[8][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][8]/Q} .original_name {core/datapath_inst/rf/registers[8][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][9]} .original_name {{core/datapath_inst/rf/registers[8][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][9]/Q} .original_name {core/datapath_inst/rf/registers[8][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][10]} .original_name {{core/datapath_inst/rf/registers[8][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][10]/Q} .original_name {core/datapath_inst/rf/registers[8][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][11]} .original_name {{core/datapath_inst/rf/registers[8][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][11]/Q} .original_name {core/datapath_inst/rf/registers[8][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][12]} .original_name {{core/datapath_inst/rf/registers[8][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][12]/Q} .original_name {core/datapath_inst/rf/registers[8][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][13]} .original_name {{core/datapath_inst/rf/registers[8][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][13]/Q} .original_name {core/datapath_inst/rf/registers[8][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][14]} .original_name {{core/datapath_inst/rf/registers[8][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][14]/Q} .original_name {core/datapath_inst/rf/registers[8][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][15]} .original_name {{core/datapath_inst/rf/registers[8][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][15]/Q} .original_name {core/datapath_inst/rf/registers[8][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][16]} .original_name {{core/datapath_inst/rf/registers[8][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][16]/Q} .original_name {core/datapath_inst/rf/registers[8][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][17]} .original_name {{core/datapath_inst/rf/registers[8][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][17]/Q} .original_name {core/datapath_inst/rf/registers[8][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][18]} .original_name {{core/datapath_inst/rf/registers[8][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][18]/Q} .original_name {core/datapath_inst/rf/registers[8][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][19]} .original_name {{core/datapath_inst/rf/registers[8][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][19]/Q} .original_name {core/datapath_inst/rf/registers[8][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][20]} .original_name {{core/datapath_inst/rf/registers[8][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][20]/Q} .original_name {core/datapath_inst/rf/registers[8][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][21]} .original_name {{core/datapath_inst/rf/registers[8][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][21]/Q} .original_name {core/datapath_inst/rf/registers[8][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][22]} .original_name {{core/datapath_inst/rf/registers[8][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][22]/Q} .original_name {core/datapath_inst/rf/registers[8][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][23]} .original_name {{core/datapath_inst/rf/registers[8][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][23]/Q} .original_name {core/datapath_inst/rf/registers[8][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][24]} .original_name {{core/datapath_inst/rf/registers[8][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][24]/Q} .original_name {core/datapath_inst/rf/registers[8][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][25]} .original_name {{core/datapath_inst/rf/registers[8][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][25]/Q} .original_name {core/datapath_inst/rf/registers[8][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][26]} .original_name {{core/datapath_inst/rf/registers[8][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][26]/Q} .original_name {core/datapath_inst/rf/registers[8][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][27]} .original_name {{core/datapath_inst/rf/registers[8][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][27]/Q} .original_name {core/datapath_inst/rf/registers[8][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][28]} .original_name {{core/datapath_inst/rf/registers[8][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][28]/Q} .original_name {core/datapath_inst/rf/registers[8][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][29]} .original_name {{core/datapath_inst/rf/registers[8][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][29]/Q} .original_name {core/datapath_inst/rf/registers[8][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][30]} .original_name {{core/datapath_inst/rf/registers[8][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][30]/Q} .original_name {core/datapath_inst/rf/registers[8][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][31]} .original_name {{core/datapath_inst/rf/registers[8][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[8][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[8][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[8][31]/Q} .original_name {core/datapath_inst/rf/registers[8][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][0]} .original_name {{core/datapath_inst/rf/registers[9][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][0]/Q} .original_name {core/datapath_inst/rf/registers[9][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][1]} .original_name {{core/datapath_inst/rf/registers[9][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][1]/Q} .original_name {core/datapath_inst/rf/registers[9][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][2]} .original_name {{core/datapath_inst/rf/registers[9][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][2]/Q} .original_name {core/datapath_inst/rf/registers[9][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][3]} .original_name {{core/datapath_inst/rf/registers[9][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][3]/Q} .original_name {core/datapath_inst/rf/registers[9][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][4]} .original_name {{core/datapath_inst/rf/registers[9][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][4]/Q} .original_name {core/datapath_inst/rf/registers[9][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][5]} .original_name {{core/datapath_inst/rf/registers[9][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][5]/Q} .original_name {core/datapath_inst/rf/registers[9][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][6]} .original_name {{core/datapath_inst/rf/registers[9][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][6]/Q} .original_name {core/datapath_inst/rf/registers[9][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][7]} .original_name {{core/datapath_inst/rf/registers[9][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][7]/Q} .original_name {core/datapath_inst/rf/registers[9][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][8]} .original_name {{core/datapath_inst/rf/registers[9][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][8]/Q} .original_name {core/datapath_inst/rf/registers[9][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][9]} .original_name {{core/datapath_inst/rf/registers[9][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][9]/Q} .original_name {core/datapath_inst/rf/registers[9][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][10]} .original_name {{core/datapath_inst/rf/registers[9][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][10]/Q} .original_name {core/datapath_inst/rf/registers[9][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][11]} .original_name {{core/datapath_inst/rf/registers[9][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][11]/Q} .original_name {core/datapath_inst/rf/registers[9][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][12]} .original_name {{core/datapath_inst/rf/registers[9][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][12]/Q} .original_name {core/datapath_inst/rf/registers[9][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][13]} .original_name {{core/datapath_inst/rf/registers[9][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][13]/Q} .original_name {core/datapath_inst/rf/registers[9][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][14]} .original_name {{core/datapath_inst/rf/registers[9][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][14]/Q} .original_name {core/datapath_inst/rf/registers[9][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][15]} .original_name {{core/datapath_inst/rf/registers[9][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][15]/Q} .original_name {core/datapath_inst/rf/registers[9][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][16]} .original_name {{core/datapath_inst/rf/registers[9][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][16]/Q} .original_name {core/datapath_inst/rf/registers[9][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][17]} .original_name {{core/datapath_inst/rf/registers[9][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][17]/Q} .original_name {core/datapath_inst/rf/registers[9][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][18]} .original_name {{core/datapath_inst/rf/registers[9][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][18]/Q} .original_name {core/datapath_inst/rf/registers[9][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][19]} .original_name {{core/datapath_inst/rf/registers[9][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][19]/Q} .original_name {core/datapath_inst/rf/registers[9][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][20]} .original_name {{core/datapath_inst/rf/registers[9][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][20]/Q} .original_name {core/datapath_inst/rf/registers[9][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][21]} .original_name {{core/datapath_inst/rf/registers[9][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][21]/Q} .original_name {core/datapath_inst/rf/registers[9][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][22]} .original_name {{core/datapath_inst/rf/registers[9][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][22]/Q} .original_name {core/datapath_inst/rf/registers[9][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][23]} .original_name {{core/datapath_inst/rf/registers[9][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][23]/Q} .original_name {core/datapath_inst/rf/registers[9][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][24]} .original_name {{core/datapath_inst/rf/registers[9][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][24]/Q} .original_name {core/datapath_inst/rf/registers[9][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][25]} .original_name {{core/datapath_inst/rf/registers[9][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][25]/Q} .original_name {core/datapath_inst/rf/registers[9][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][26]} .original_name {{core/datapath_inst/rf/registers[9][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][26]/Q} .original_name {core/datapath_inst/rf/registers[9][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][27]} .original_name {{core/datapath_inst/rf/registers[9][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][27]/Q} .original_name {core/datapath_inst/rf/registers[9][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][28]} .original_name {{core/datapath_inst/rf/registers[9][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][28]/Q} .original_name {core/datapath_inst/rf/registers[9][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][29]} .original_name {{core/datapath_inst/rf/registers[9][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][29]/Q} .original_name {core/datapath_inst/rf/registers[9][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][30]} .original_name {{core/datapath_inst/rf/registers[9][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][30]/Q} .original_name {core/datapath_inst/rf/registers[9][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][31]} .original_name {{core/datapath_inst/rf/registers[9][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[9][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[9][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[9][31]/Q} .original_name {core/datapath_inst/rf/registers[9][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][0]} .original_name {{core/datapath_inst/rf/registers[10][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][0]/Q} .original_name {core/datapath_inst/rf/registers[10][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][1]} .original_name {{core/datapath_inst/rf/registers[10][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][1]/Q} .original_name {core/datapath_inst/rf/registers[10][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][2]} .original_name {{core/datapath_inst/rf/registers[10][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][2]/Q} .original_name {core/datapath_inst/rf/registers[10][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][3]} .original_name {{core/datapath_inst/rf/registers[10][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][3]/Q} .original_name {core/datapath_inst/rf/registers[10][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][4]} .original_name {{core/datapath_inst/rf/registers[10][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][4]/Q} .original_name {core/datapath_inst/rf/registers[10][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][5]} .original_name {{core/datapath_inst/rf/registers[10][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][5]/Q} .original_name {core/datapath_inst/rf/registers[10][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][6]} .original_name {{core/datapath_inst/rf/registers[10][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][6]/Q} .original_name {core/datapath_inst/rf/registers[10][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][7]} .original_name {{core/datapath_inst/rf/registers[10][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][7]/Q} .original_name {core/datapath_inst/rf/registers[10][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][8]} .original_name {{core/datapath_inst/rf/registers[10][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][8]/Q} .original_name {core/datapath_inst/rf/registers[10][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][9]} .original_name {{core/datapath_inst/rf/registers[10][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][9]/Q} .original_name {core/datapath_inst/rf/registers[10][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][10]} .original_name {{core/datapath_inst/rf/registers[10][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][10]/Q} .original_name {core/datapath_inst/rf/registers[10][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][11]} .original_name {{core/datapath_inst/rf/registers[10][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][11]/Q} .original_name {core/datapath_inst/rf/registers[10][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][12]} .original_name {{core/datapath_inst/rf/registers[10][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][12]/Q} .original_name {core/datapath_inst/rf/registers[10][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][13]} .original_name {{core/datapath_inst/rf/registers[10][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][13]/Q} .original_name {core/datapath_inst/rf/registers[10][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][14]} .original_name {{core/datapath_inst/rf/registers[10][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][14]/Q} .original_name {core/datapath_inst/rf/registers[10][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][15]} .original_name {{core/datapath_inst/rf/registers[10][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][15]/Q} .original_name {core/datapath_inst/rf/registers[10][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][16]} .original_name {{core/datapath_inst/rf/registers[10][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][16]/Q} .original_name {core/datapath_inst/rf/registers[10][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][17]} .original_name {{core/datapath_inst/rf/registers[10][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][17]/Q} .original_name {core/datapath_inst/rf/registers[10][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][18]} .original_name {{core/datapath_inst/rf/registers[10][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][18]/Q} .original_name {core/datapath_inst/rf/registers[10][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][19]} .original_name {{core/datapath_inst/rf/registers[10][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][19]/Q} .original_name {core/datapath_inst/rf/registers[10][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][20]} .original_name {{core/datapath_inst/rf/registers[10][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][20]/Q} .original_name {core/datapath_inst/rf/registers[10][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][21]} .original_name {{core/datapath_inst/rf/registers[10][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][21]/Q} .original_name {core/datapath_inst/rf/registers[10][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][22]} .original_name {{core/datapath_inst/rf/registers[10][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][22]/Q} .original_name {core/datapath_inst/rf/registers[10][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][23]} .original_name {{core/datapath_inst/rf/registers[10][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][23]/Q} .original_name {core/datapath_inst/rf/registers[10][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][24]} .original_name {{core/datapath_inst/rf/registers[10][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][24]/Q} .original_name {core/datapath_inst/rf/registers[10][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][25]} .original_name {{core/datapath_inst/rf/registers[10][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][25]/Q} .original_name {core/datapath_inst/rf/registers[10][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][26]} .original_name {{core/datapath_inst/rf/registers[10][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][26]/Q} .original_name {core/datapath_inst/rf/registers[10][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][27]} .original_name {{core/datapath_inst/rf/registers[10][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][27]/Q} .original_name {core/datapath_inst/rf/registers[10][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][28]} .original_name {{core/datapath_inst/rf/registers[10][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][28]/Q} .original_name {core/datapath_inst/rf/registers[10][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][29]} .original_name {{core/datapath_inst/rf/registers[10][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][29]/Q} .original_name {core/datapath_inst/rf/registers[10][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][30]} .original_name {{core/datapath_inst/rf/registers[10][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][30]/Q} .original_name {core/datapath_inst/rf/registers[10][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][31]} .original_name {{core/datapath_inst/rf/registers[10][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[10][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[10][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[10][31]/Q} .original_name {core/datapath_inst/rf/registers[10][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][0]} .original_name {{core/datapath_inst/rf/registers[11][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][0]/Q} .original_name {core/datapath_inst/rf/registers[11][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][1]} .original_name {{core/datapath_inst/rf/registers[11][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][1]/Q} .original_name {core/datapath_inst/rf/registers[11][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][2]} .original_name {{core/datapath_inst/rf/registers[11][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][2]/Q} .original_name {core/datapath_inst/rf/registers[11][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][3]} .original_name {{core/datapath_inst/rf/registers[11][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][3]/Q} .original_name {core/datapath_inst/rf/registers[11][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][4]} .original_name {{core/datapath_inst/rf/registers[11][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][4]/Q} .original_name {core/datapath_inst/rf/registers[11][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][5]} .original_name {{core/datapath_inst/rf/registers[11][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][5]/Q} .original_name {core/datapath_inst/rf/registers[11][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][6]} .original_name {{core/datapath_inst/rf/registers[11][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][6]/Q} .original_name {core/datapath_inst/rf/registers[11][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][7]} .original_name {{core/datapath_inst/rf/registers[11][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][7]/Q} .original_name {core/datapath_inst/rf/registers[11][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][8]} .original_name {{core/datapath_inst/rf/registers[11][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][8]/Q} .original_name {core/datapath_inst/rf/registers[11][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][9]} .original_name {{core/datapath_inst/rf/registers[11][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][9]/Q} .original_name {core/datapath_inst/rf/registers[11][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][10]} .original_name {{core/datapath_inst/rf/registers[11][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][10]/Q} .original_name {core/datapath_inst/rf/registers[11][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][11]} .original_name {{core/datapath_inst/rf/registers[11][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][11]/Q} .original_name {core/datapath_inst/rf/registers[11][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][12]} .original_name {{core/datapath_inst/rf/registers[11][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][12]/Q} .original_name {core/datapath_inst/rf/registers[11][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][13]} .original_name {{core/datapath_inst/rf/registers[11][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][13]/Q} .original_name {core/datapath_inst/rf/registers[11][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][14]} .original_name {{core/datapath_inst/rf/registers[11][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][14]/Q} .original_name {core/datapath_inst/rf/registers[11][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][15]} .original_name {{core/datapath_inst/rf/registers[11][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][15]/Q} .original_name {core/datapath_inst/rf/registers[11][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][16]} .original_name {{core/datapath_inst/rf/registers[11][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][16]/Q} .original_name {core/datapath_inst/rf/registers[11][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][17]} .original_name {{core/datapath_inst/rf/registers[11][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][17]/Q} .original_name {core/datapath_inst/rf/registers[11][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][18]} .original_name {{core/datapath_inst/rf/registers[11][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][18]/Q} .original_name {core/datapath_inst/rf/registers[11][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][19]} .original_name {{core/datapath_inst/rf/registers[11][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][19]/Q} .original_name {core/datapath_inst/rf/registers[11][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][20]} .original_name {{core/datapath_inst/rf/registers[11][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][20]/Q} .original_name {core/datapath_inst/rf/registers[11][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][21]} .original_name {{core/datapath_inst/rf/registers[11][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][21]/Q} .original_name {core/datapath_inst/rf/registers[11][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][22]} .original_name {{core/datapath_inst/rf/registers[11][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][22]/Q} .original_name {core/datapath_inst/rf/registers[11][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][23]} .original_name {{core/datapath_inst/rf/registers[11][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][23]/Q} .original_name {core/datapath_inst/rf/registers[11][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][24]} .original_name {{core/datapath_inst/rf/registers[11][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][24]/Q} .original_name {core/datapath_inst/rf/registers[11][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][25]} .original_name {{core/datapath_inst/rf/registers[11][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][25]/Q} .original_name {core/datapath_inst/rf/registers[11][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][26]} .original_name {{core/datapath_inst/rf/registers[11][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][26]/Q} .original_name {core/datapath_inst/rf/registers[11][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][27]} .original_name {{core/datapath_inst/rf/registers[11][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][27]/Q} .original_name {core/datapath_inst/rf/registers[11][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][28]} .original_name {{core/datapath_inst/rf/registers[11][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][28]/Q} .original_name {core/datapath_inst/rf/registers[11][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][29]} .original_name {{core/datapath_inst/rf/registers[11][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][29]/Q} .original_name {core/datapath_inst/rf/registers[11][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][30]} .original_name {{core/datapath_inst/rf/registers[11][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][30]/Q} .original_name {core/datapath_inst/rf/registers[11][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][31]} .original_name {{core/datapath_inst/rf/registers[11][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[11][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[11][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[11][31]/Q} .original_name {core/datapath_inst/rf/registers[11][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][0]} .original_name {{core/datapath_inst/rf/registers[12][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][0]/Q} .original_name {core/datapath_inst/rf/registers[12][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][1]} .original_name {{core/datapath_inst/rf/registers[12][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][1]/Q} .original_name {core/datapath_inst/rf/registers[12][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][2]} .original_name {{core/datapath_inst/rf/registers[12][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][2]/Q} .original_name {core/datapath_inst/rf/registers[12][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][3]} .original_name {{core/datapath_inst/rf/registers[12][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][3]/Q} .original_name {core/datapath_inst/rf/registers[12][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][4]} .original_name {{core/datapath_inst/rf/registers[12][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][4]/Q} .original_name {core/datapath_inst/rf/registers[12][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][5]} .original_name {{core/datapath_inst/rf/registers[12][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][5]/Q} .original_name {core/datapath_inst/rf/registers[12][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][6]} .original_name {{core/datapath_inst/rf/registers[12][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][6]/Q} .original_name {core/datapath_inst/rf/registers[12][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][7]} .original_name {{core/datapath_inst/rf/registers[12][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][7]/Q} .original_name {core/datapath_inst/rf/registers[12][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][8]} .original_name {{core/datapath_inst/rf/registers[12][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][8]/Q} .original_name {core/datapath_inst/rf/registers[12][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][9]} .original_name {{core/datapath_inst/rf/registers[12][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][9]/Q} .original_name {core/datapath_inst/rf/registers[12][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][10]} .original_name {{core/datapath_inst/rf/registers[12][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][10]/Q} .original_name {core/datapath_inst/rf/registers[12][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][11]} .original_name {{core/datapath_inst/rf/registers[12][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][11]/Q} .original_name {core/datapath_inst/rf/registers[12][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][12]} .original_name {{core/datapath_inst/rf/registers[12][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][12]/Q} .original_name {core/datapath_inst/rf/registers[12][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][13]} .original_name {{core/datapath_inst/rf/registers[12][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][13]/Q} .original_name {core/datapath_inst/rf/registers[12][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][14]} .original_name {{core/datapath_inst/rf/registers[12][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][14]/Q} .original_name {core/datapath_inst/rf/registers[12][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][15]} .original_name {{core/datapath_inst/rf/registers[12][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][15]/Q} .original_name {core/datapath_inst/rf/registers[12][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][16]} .original_name {{core/datapath_inst/rf/registers[12][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][16]/Q} .original_name {core/datapath_inst/rf/registers[12][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][17]} .original_name {{core/datapath_inst/rf/registers[12][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][17]/Q} .original_name {core/datapath_inst/rf/registers[12][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][18]} .original_name {{core/datapath_inst/rf/registers[12][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][18]/Q} .original_name {core/datapath_inst/rf/registers[12][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][19]} .original_name {{core/datapath_inst/rf/registers[12][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][19]/Q} .original_name {core/datapath_inst/rf/registers[12][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][20]} .original_name {{core/datapath_inst/rf/registers[12][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][20]/Q} .original_name {core/datapath_inst/rf/registers[12][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][21]} .original_name {{core/datapath_inst/rf/registers[12][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][21]/Q} .original_name {core/datapath_inst/rf/registers[12][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][22]} .original_name {{core/datapath_inst/rf/registers[12][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][22]/Q} .original_name {core/datapath_inst/rf/registers[12][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][23]} .original_name {{core/datapath_inst/rf/registers[12][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][23]/Q} .original_name {core/datapath_inst/rf/registers[12][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][24]} .original_name {{core/datapath_inst/rf/registers[12][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][24]/Q} .original_name {core/datapath_inst/rf/registers[12][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][25]} .original_name {{core/datapath_inst/rf/registers[12][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][25]/Q} .original_name {core/datapath_inst/rf/registers[12][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][26]} .original_name {{core/datapath_inst/rf/registers[12][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][26]/Q} .original_name {core/datapath_inst/rf/registers[12][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][27]} .original_name {{core/datapath_inst/rf/registers[12][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][27]/Q} .original_name {core/datapath_inst/rf/registers[12][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][28]} .original_name {{core/datapath_inst/rf/registers[12][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][28]/Q} .original_name {core/datapath_inst/rf/registers[12][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][29]} .original_name {{core/datapath_inst/rf/registers[12][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][29]/Q} .original_name {core/datapath_inst/rf/registers[12][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][30]} .original_name {{core/datapath_inst/rf/registers[12][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][30]/Q} .original_name {core/datapath_inst/rf/registers[12][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][31]} .original_name {{core/datapath_inst/rf/registers[12][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[12][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[12][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[12][31]/Q} .original_name {core/datapath_inst/rf/registers[12][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][0]} .original_name {{core/datapath_inst/rf/registers[13][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][0]/Q} .original_name {core/datapath_inst/rf/registers[13][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][1]} .original_name {{core/datapath_inst/rf/registers[13][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][1]/Q} .original_name {core/datapath_inst/rf/registers[13][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][2]} .original_name {{core/datapath_inst/rf/registers[13][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][2]/Q} .original_name {core/datapath_inst/rf/registers[13][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][3]} .original_name {{core/datapath_inst/rf/registers[13][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][3]/Q} .original_name {core/datapath_inst/rf/registers[13][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][4]} .original_name {{core/datapath_inst/rf/registers[13][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][4]/Q} .original_name {core/datapath_inst/rf/registers[13][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][5]} .original_name {{core/datapath_inst/rf/registers[13][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][5]/Q} .original_name {core/datapath_inst/rf/registers[13][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][6]} .original_name {{core/datapath_inst/rf/registers[13][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][6]/Q} .original_name {core/datapath_inst/rf/registers[13][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][7]} .original_name {{core/datapath_inst/rf/registers[13][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][7]/Q} .original_name {core/datapath_inst/rf/registers[13][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][8]} .original_name {{core/datapath_inst/rf/registers[13][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][8]/Q} .original_name {core/datapath_inst/rf/registers[13][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][9]} .original_name {{core/datapath_inst/rf/registers[13][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][9]/Q} .original_name {core/datapath_inst/rf/registers[13][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][10]} .original_name {{core/datapath_inst/rf/registers[13][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][10]/Q} .original_name {core/datapath_inst/rf/registers[13][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][11]} .original_name {{core/datapath_inst/rf/registers[13][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][11]/Q} .original_name {core/datapath_inst/rf/registers[13][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][12]} .original_name {{core/datapath_inst/rf/registers[13][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][12]/Q} .original_name {core/datapath_inst/rf/registers[13][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][13]} .original_name {{core/datapath_inst/rf/registers[13][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][13]/Q} .original_name {core/datapath_inst/rf/registers[13][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][14]} .original_name {{core/datapath_inst/rf/registers[13][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][14]/Q} .original_name {core/datapath_inst/rf/registers[13][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][15]} .original_name {{core/datapath_inst/rf/registers[13][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][15]/Q} .original_name {core/datapath_inst/rf/registers[13][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][16]} .original_name {{core/datapath_inst/rf/registers[13][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][16]/Q} .original_name {core/datapath_inst/rf/registers[13][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][17]} .original_name {{core/datapath_inst/rf/registers[13][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][17]/Q} .original_name {core/datapath_inst/rf/registers[13][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][18]} .original_name {{core/datapath_inst/rf/registers[13][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][18]/Q} .original_name {core/datapath_inst/rf/registers[13][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][19]} .original_name {{core/datapath_inst/rf/registers[13][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][19]/Q} .original_name {core/datapath_inst/rf/registers[13][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][20]} .original_name {{core/datapath_inst/rf/registers[13][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][20]/Q} .original_name {core/datapath_inst/rf/registers[13][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][21]} .original_name {{core/datapath_inst/rf/registers[13][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][21]/Q} .original_name {core/datapath_inst/rf/registers[13][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][22]} .original_name {{core/datapath_inst/rf/registers[13][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][22]/Q} .original_name {core/datapath_inst/rf/registers[13][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][23]} .original_name {{core/datapath_inst/rf/registers[13][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][23]/Q} .original_name {core/datapath_inst/rf/registers[13][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][24]} .original_name {{core/datapath_inst/rf/registers[13][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][24]/Q} .original_name {core/datapath_inst/rf/registers[13][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][25]} .original_name {{core/datapath_inst/rf/registers[13][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][25]/Q} .original_name {core/datapath_inst/rf/registers[13][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][26]} .original_name {{core/datapath_inst/rf/registers[13][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][26]/Q} .original_name {core/datapath_inst/rf/registers[13][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][27]} .original_name {{core/datapath_inst/rf/registers[13][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][27]/Q} .original_name {core/datapath_inst/rf/registers[13][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][28]} .original_name {{core/datapath_inst/rf/registers[13][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][28]/Q} .original_name {core/datapath_inst/rf/registers[13][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][29]} .original_name {{core/datapath_inst/rf/registers[13][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][29]/Q} .original_name {core/datapath_inst/rf/registers[13][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][30]} .original_name {{core/datapath_inst/rf/registers[13][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][30]/Q} .original_name {core/datapath_inst/rf/registers[13][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][31]} .original_name {{core/datapath_inst/rf/registers[13][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[13][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[13][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[13][31]/Q} .original_name {core/datapath_inst/rf/registers[13][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][0]} .original_name {{core/datapath_inst/rf/registers[14][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][0]/Q} .original_name {core/datapath_inst/rf/registers[14][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][1]} .original_name {{core/datapath_inst/rf/registers[14][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][1]/Q} .original_name {core/datapath_inst/rf/registers[14][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][2]} .original_name {{core/datapath_inst/rf/registers[14][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][2]/Q} .original_name {core/datapath_inst/rf/registers[14][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][3]} .original_name {{core/datapath_inst/rf/registers[14][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][3]/Q} .original_name {core/datapath_inst/rf/registers[14][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][4]} .original_name {{core/datapath_inst/rf/registers[14][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][4]/Q} .original_name {core/datapath_inst/rf/registers[14][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][5]} .original_name {{core/datapath_inst/rf/registers[14][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][5]/Q} .original_name {core/datapath_inst/rf/registers[14][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][6]} .original_name {{core/datapath_inst/rf/registers[14][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][6]/Q} .original_name {core/datapath_inst/rf/registers[14][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][7]} .original_name {{core/datapath_inst/rf/registers[14][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][7]/Q} .original_name {core/datapath_inst/rf/registers[14][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][8]} .original_name {{core/datapath_inst/rf/registers[14][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][8]/Q} .original_name {core/datapath_inst/rf/registers[14][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][9]} .original_name {{core/datapath_inst/rf/registers[14][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][9]/Q} .original_name {core/datapath_inst/rf/registers[14][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][10]} .original_name {{core/datapath_inst/rf/registers[14][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][10]/Q} .original_name {core/datapath_inst/rf/registers[14][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][11]} .original_name {{core/datapath_inst/rf/registers[14][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][11]/Q} .original_name {core/datapath_inst/rf/registers[14][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][12]} .original_name {{core/datapath_inst/rf/registers[14][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][12]/Q} .original_name {core/datapath_inst/rf/registers[14][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][13]} .original_name {{core/datapath_inst/rf/registers[14][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][13]/Q} .original_name {core/datapath_inst/rf/registers[14][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][14]} .original_name {{core/datapath_inst/rf/registers[14][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][14]/Q} .original_name {core/datapath_inst/rf/registers[14][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][15]} .original_name {{core/datapath_inst/rf/registers[14][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][15]/Q} .original_name {core/datapath_inst/rf/registers[14][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][16]} .original_name {{core/datapath_inst/rf/registers[14][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][16]/Q} .original_name {core/datapath_inst/rf/registers[14][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][17]} .original_name {{core/datapath_inst/rf/registers[14][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][17]/Q} .original_name {core/datapath_inst/rf/registers[14][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][18]} .original_name {{core/datapath_inst/rf/registers[14][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][18]/Q} .original_name {core/datapath_inst/rf/registers[14][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][19]} .original_name {{core/datapath_inst/rf/registers[14][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][19]/Q} .original_name {core/datapath_inst/rf/registers[14][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][20]} .original_name {{core/datapath_inst/rf/registers[14][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][20]/Q} .original_name {core/datapath_inst/rf/registers[14][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][21]} .original_name {{core/datapath_inst/rf/registers[14][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][21]/Q} .original_name {core/datapath_inst/rf/registers[14][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][22]} .original_name {{core/datapath_inst/rf/registers[14][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][22]/Q} .original_name {core/datapath_inst/rf/registers[14][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][23]} .original_name {{core/datapath_inst/rf/registers[14][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][23]/Q} .original_name {core/datapath_inst/rf/registers[14][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][24]} .original_name {{core/datapath_inst/rf/registers[14][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][24]/Q} .original_name {core/datapath_inst/rf/registers[14][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][25]} .original_name {{core/datapath_inst/rf/registers[14][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][25]/Q} .original_name {core/datapath_inst/rf/registers[14][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][26]} .original_name {{core/datapath_inst/rf/registers[14][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][26]/Q} .original_name {core/datapath_inst/rf/registers[14][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][27]} .original_name {{core/datapath_inst/rf/registers[14][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][27]/Q} .original_name {core/datapath_inst/rf/registers[14][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][28]} .original_name {{core/datapath_inst/rf/registers[14][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][28]/Q} .original_name {core/datapath_inst/rf/registers[14][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][29]} .original_name {{core/datapath_inst/rf/registers[14][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][29]/Q} .original_name {core/datapath_inst/rf/registers[14][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][30]} .original_name {{core/datapath_inst/rf/registers[14][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][30]/Q} .original_name {core/datapath_inst/rf/registers[14][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][31]} .original_name {{core/datapath_inst/rf/registers[14][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[14][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[14][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[14][31]/Q} .original_name {core/datapath_inst/rf/registers[14][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][0]} .original_name {{core/datapath_inst/rf/registers[15][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][0]/Q} .original_name {core/datapath_inst/rf/registers[15][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][1]} .original_name {{core/datapath_inst/rf/registers[15][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][1]/Q} .original_name {core/datapath_inst/rf/registers[15][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][2]} .original_name {{core/datapath_inst/rf/registers[15][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][2]/Q} .original_name {core/datapath_inst/rf/registers[15][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][3]} .original_name {{core/datapath_inst/rf/registers[15][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][3]/Q} .original_name {core/datapath_inst/rf/registers[15][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][4]} .original_name {{core/datapath_inst/rf/registers[15][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][4]/Q} .original_name {core/datapath_inst/rf/registers[15][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][5]} .original_name {{core/datapath_inst/rf/registers[15][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][5]/Q} .original_name {core/datapath_inst/rf/registers[15][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][6]} .original_name {{core/datapath_inst/rf/registers[15][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][6]/Q} .original_name {core/datapath_inst/rf/registers[15][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][7]} .original_name {{core/datapath_inst/rf/registers[15][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][7]/Q} .original_name {core/datapath_inst/rf/registers[15][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][8]} .original_name {{core/datapath_inst/rf/registers[15][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][8]/Q} .original_name {core/datapath_inst/rf/registers[15][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][9]} .original_name {{core/datapath_inst/rf/registers[15][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][9]/Q} .original_name {core/datapath_inst/rf/registers[15][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][10]} .original_name {{core/datapath_inst/rf/registers[15][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][10]/Q} .original_name {core/datapath_inst/rf/registers[15][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][11]} .original_name {{core/datapath_inst/rf/registers[15][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][11]/Q} .original_name {core/datapath_inst/rf/registers[15][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][12]} .original_name {{core/datapath_inst/rf/registers[15][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][12]/Q} .original_name {core/datapath_inst/rf/registers[15][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][13]} .original_name {{core/datapath_inst/rf/registers[15][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][13]/Q} .original_name {core/datapath_inst/rf/registers[15][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][14]} .original_name {{core/datapath_inst/rf/registers[15][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][14]/Q} .original_name {core/datapath_inst/rf/registers[15][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][15]} .original_name {{core/datapath_inst/rf/registers[15][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][15]/Q} .original_name {core/datapath_inst/rf/registers[15][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][16]} .original_name {{core/datapath_inst/rf/registers[15][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][16]/Q} .original_name {core/datapath_inst/rf/registers[15][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][17]} .original_name {{core/datapath_inst/rf/registers[15][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][17]/Q} .original_name {core/datapath_inst/rf/registers[15][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][18]} .original_name {{core/datapath_inst/rf/registers[15][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][18]/Q} .original_name {core/datapath_inst/rf/registers[15][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][19]} .original_name {{core/datapath_inst/rf/registers[15][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][19]/Q} .original_name {core/datapath_inst/rf/registers[15][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][20]} .original_name {{core/datapath_inst/rf/registers[15][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][20]/Q} .original_name {core/datapath_inst/rf/registers[15][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][21]} .original_name {{core/datapath_inst/rf/registers[15][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][21]/Q} .original_name {core/datapath_inst/rf/registers[15][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][22]} .original_name {{core/datapath_inst/rf/registers[15][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][22]/Q} .original_name {core/datapath_inst/rf/registers[15][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][23]} .original_name {{core/datapath_inst/rf/registers[15][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][23]/Q} .original_name {core/datapath_inst/rf/registers[15][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][24]} .original_name {{core/datapath_inst/rf/registers[15][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][24]/Q} .original_name {core/datapath_inst/rf/registers[15][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][25]} .original_name {{core/datapath_inst/rf/registers[15][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][25]/Q} .original_name {core/datapath_inst/rf/registers[15][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][26]} .original_name {{core/datapath_inst/rf/registers[15][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][26]/Q} .original_name {core/datapath_inst/rf/registers[15][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][27]} .original_name {{core/datapath_inst/rf/registers[15][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][27]/Q} .original_name {core/datapath_inst/rf/registers[15][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][28]} .original_name {{core/datapath_inst/rf/registers[15][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][28]/Q} .original_name {core/datapath_inst/rf/registers[15][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][29]} .original_name {{core/datapath_inst/rf/registers[15][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][29]/Q} .original_name {core/datapath_inst/rf/registers[15][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][30]} .original_name {{core/datapath_inst/rf/registers[15][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][30]/Q} .original_name {core/datapath_inst/rf/registers[15][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][31]} .original_name {{core/datapath_inst/rf/registers[15][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[15][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[15][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[15][31]/Q} .original_name {core/datapath_inst/rf/registers[15][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][0]} .original_name {{core/datapath_inst/rf/registers[16][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][0]/Q} .original_name {core/datapath_inst/rf/registers[16][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][1]} .original_name {{core/datapath_inst/rf/registers[16][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][1]/Q} .original_name {core/datapath_inst/rf/registers[16][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][2]} .original_name {{core/datapath_inst/rf/registers[16][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][2]/Q} .original_name {core/datapath_inst/rf/registers[16][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][3]} .original_name {{core/datapath_inst/rf/registers[16][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][3]/Q} .original_name {core/datapath_inst/rf/registers[16][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][4]} .original_name {{core/datapath_inst/rf/registers[16][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][4]/Q} .original_name {core/datapath_inst/rf/registers[16][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][5]} .original_name {{core/datapath_inst/rf/registers[16][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][5]/Q} .original_name {core/datapath_inst/rf/registers[16][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][6]} .original_name {{core/datapath_inst/rf/registers[16][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][6]/Q} .original_name {core/datapath_inst/rf/registers[16][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][7]} .original_name {{core/datapath_inst/rf/registers[16][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][7]/Q} .original_name {core/datapath_inst/rf/registers[16][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][8]} .original_name {{core/datapath_inst/rf/registers[16][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][8]/Q} .original_name {core/datapath_inst/rf/registers[16][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][9]} .original_name {{core/datapath_inst/rf/registers[16][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][9]/Q} .original_name {core/datapath_inst/rf/registers[16][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][10]} .original_name {{core/datapath_inst/rf/registers[16][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][10]/Q} .original_name {core/datapath_inst/rf/registers[16][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][11]} .original_name {{core/datapath_inst/rf/registers[16][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][11]/Q} .original_name {core/datapath_inst/rf/registers[16][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][12]} .original_name {{core/datapath_inst/rf/registers[16][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][12]/Q} .original_name {core/datapath_inst/rf/registers[16][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][13]} .original_name {{core/datapath_inst/rf/registers[16][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][13]/Q} .original_name {core/datapath_inst/rf/registers[16][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][14]} .original_name {{core/datapath_inst/rf/registers[16][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][14]/Q} .original_name {core/datapath_inst/rf/registers[16][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][15]} .original_name {{core/datapath_inst/rf/registers[16][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][15]/Q} .original_name {core/datapath_inst/rf/registers[16][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][16]} .original_name {{core/datapath_inst/rf/registers[16][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][16]/Q} .original_name {core/datapath_inst/rf/registers[16][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][17]} .original_name {{core/datapath_inst/rf/registers[16][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][17]/Q} .original_name {core/datapath_inst/rf/registers[16][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][18]} .original_name {{core/datapath_inst/rf/registers[16][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][18]/Q} .original_name {core/datapath_inst/rf/registers[16][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][19]} .original_name {{core/datapath_inst/rf/registers[16][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][19]/Q} .original_name {core/datapath_inst/rf/registers[16][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][20]} .original_name {{core/datapath_inst/rf/registers[16][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][20]/Q} .original_name {core/datapath_inst/rf/registers[16][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][21]} .original_name {{core/datapath_inst/rf/registers[16][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][21]/Q} .original_name {core/datapath_inst/rf/registers[16][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][22]} .original_name {{core/datapath_inst/rf/registers[16][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][22]/Q} .original_name {core/datapath_inst/rf/registers[16][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][23]} .original_name {{core/datapath_inst/rf/registers[16][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][23]/Q} .original_name {core/datapath_inst/rf/registers[16][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][24]} .original_name {{core/datapath_inst/rf/registers[16][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][24]/Q} .original_name {core/datapath_inst/rf/registers[16][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][25]} .original_name {{core/datapath_inst/rf/registers[16][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][25]/Q} .original_name {core/datapath_inst/rf/registers[16][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][26]} .original_name {{core/datapath_inst/rf/registers[16][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][26]/Q} .original_name {core/datapath_inst/rf/registers[16][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][27]} .original_name {{core/datapath_inst/rf/registers[16][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][27]/Q} .original_name {core/datapath_inst/rf/registers[16][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][28]} .original_name {{core/datapath_inst/rf/registers[16][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][28]/Q} .original_name {core/datapath_inst/rf/registers[16][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][29]} .original_name {{core/datapath_inst/rf/registers[16][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][29]/Q} .original_name {core/datapath_inst/rf/registers[16][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][30]} .original_name {{core/datapath_inst/rf/registers[16][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][30]/Q} .original_name {core/datapath_inst/rf/registers[16][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][31]} .original_name {{core/datapath_inst/rf/registers[16][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[16][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[16][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[16][31]/Q} .original_name {core/datapath_inst/rf/registers[16][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][0]} .original_name {{core/datapath_inst/rf/registers[17][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][0]/Q} .original_name {core/datapath_inst/rf/registers[17][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][1]} .original_name {{core/datapath_inst/rf/registers[17][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][1]/Q} .original_name {core/datapath_inst/rf/registers[17][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][2]} .original_name {{core/datapath_inst/rf/registers[17][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][2]/Q} .original_name {core/datapath_inst/rf/registers[17][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][3]} .original_name {{core/datapath_inst/rf/registers[17][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][3]/Q} .original_name {core/datapath_inst/rf/registers[17][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][4]} .original_name {{core/datapath_inst/rf/registers[17][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][4]/Q} .original_name {core/datapath_inst/rf/registers[17][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][5]} .original_name {{core/datapath_inst/rf/registers[17][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][5]/Q} .original_name {core/datapath_inst/rf/registers[17][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][6]} .original_name {{core/datapath_inst/rf/registers[17][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][6]/Q} .original_name {core/datapath_inst/rf/registers[17][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][7]} .original_name {{core/datapath_inst/rf/registers[17][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][7]/Q} .original_name {core/datapath_inst/rf/registers[17][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][8]} .original_name {{core/datapath_inst/rf/registers[17][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][8]/Q} .original_name {core/datapath_inst/rf/registers[17][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][9]} .original_name {{core/datapath_inst/rf/registers[17][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][9]/Q} .original_name {core/datapath_inst/rf/registers[17][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][10]} .original_name {{core/datapath_inst/rf/registers[17][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][10]/Q} .original_name {core/datapath_inst/rf/registers[17][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][11]} .original_name {{core/datapath_inst/rf/registers[17][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][11]/Q} .original_name {core/datapath_inst/rf/registers[17][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][12]} .original_name {{core/datapath_inst/rf/registers[17][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][12]/Q} .original_name {core/datapath_inst/rf/registers[17][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][13]} .original_name {{core/datapath_inst/rf/registers[17][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][13]/Q} .original_name {core/datapath_inst/rf/registers[17][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][14]} .original_name {{core/datapath_inst/rf/registers[17][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][14]/Q} .original_name {core/datapath_inst/rf/registers[17][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][15]} .original_name {{core/datapath_inst/rf/registers[17][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][15]/Q} .original_name {core/datapath_inst/rf/registers[17][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][16]} .original_name {{core/datapath_inst/rf/registers[17][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][16]/Q} .original_name {core/datapath_inst/rf/registers[17][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][17]} .original_name {{core/datapath_inst/rf/registers[17][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][17]/Q} .original_name {core/datapath_inst/rf/registers[17][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][18]} .original_name {{core/datapath_inst/rf/registers[17][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][18]/Q} .original_name {core/datapath_inst/rf/registers[17][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][19]} .original_name {{core/datapath_inst/rf/registers[17][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][19]/Q} .original_name {core/datapath_inst/rf/registers[17][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][20]} .original_name {{core/datapath_inst/rf/registers[17][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][20]/Q} .original_name {core/datapath_inst/rf/registers[17][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][21]} .original_name {{core/datapath_inst/rf/registers[17][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][21]/Q} .original_name {core/datapath_inst/rf/registers[17][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][22]} .original_name {{core/datapath_inst/rf/registers[17][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][22]/Q} .original_name {core/datapath_inst/rf/registers[17][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][23]} .original_name {{core/datapath_inst/rf/registers[17][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][23]/Q} .original_name {core/datapath_inst/rf/registers[17][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][24]} .original_name {{core/datapath_inst/rf/registers[17][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][24]/Q} .original_name {core/datapath_inst/rf/registers[17][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][25]} .original_name {{core/datapath_inst/rf/registers[17][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][25]/Q} .original_name {core/datapath_inst/rf/registers[17][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][26]} .original_name {{core/datapath_inst/rf/registers[17][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][26]/Q} .original_name {core/datapath_inst/rf/registers[17][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][27]} .original_name {{core/datapath_inst/rf/registers[17][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][27]/Q} .original_name {core/datapath_inst/rf/registers[17][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][28]} .original_name {{core/datapath_inst/rf/registers[17][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][28]/Q} .original_name {core/datapath_inst/rf/registers[17][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][29]} .original_name {{core/datapath_inst/rf/registers[17][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][29]/Q} .original_name {core/datapath_inst/rf/registers[17][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][30]} .original_name {{core/datapath_inst/rf/registers[17][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][30]/Q} .original_name {core/datapath_inst/rf/registers[17][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][31]} .original_name {{core/datapath_inst/rf/registers[17][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[17][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[17][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[17][31]/Q} .original_name {core/datapath_inst/rf/registers[17][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][0]} .original_name {{core/datapath_inst/rf/registers[18][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][0]/Q} .original_name {core/datapath_inst/rf/registers[18][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][1]} .original_name {{core/datapath_inst/rf/registers[18][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][1]/Q} .original_name {core/datapath_inst/rf/registers[18][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][2]} .original_name {{core/datapath_inst/rf/registers[18][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][2]/Q} .original_name {core/datapath_inst/rf/registers[18][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][3]} .original_name {{core/datapath_inst/rf/registers[18][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][3]/Q} .original_name {core/datapath_inst/rf/registers[18][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][4]} .original_name {{core/datapath_inst/rf/registers[18][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][4]/Q} .original_name {core/datapath_inst/rf/registers[18][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][5]} .original_name {{core/datapath_inst/rf/registers[18][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][5]/Q} .original_name {core/datapath_inst/rf/registers[18][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][6]} .original_name {{core/datapath_inst/rf/registers[18][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][6]/Q} .original_name {core/datapath_inst/rf/registers[18][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][7]} .original_name {{core/datapath_inst/rf/registers[18][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][7]/Q} .original_name {core/datapath_inst/rf/registers[18][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][8]} .original_name {{core/datapath_inst/rf/registers[18][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][8]/Q} .original_name {core/datapath_inst/rf/registers[18][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][9]} .original_name {{core/datapath_inst/rf/registers[18][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][9]/Q} .original_name {core/datapath_inst/rf/registers[18][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][10]} .original_name {{core/datapath_inst/rf/registers[18][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][10]/Q} .original_name {core/datapath_inst/rf/registers[18][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][11]} .original_name {{core/datapath_inst/rf/registers[18][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][11]/Q} .original_name {core/datapath_inst/rf/registers[18][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][12]} .original_name {{core/datapath_inst/rf/registers[18][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][12]/Q} .original_name {core/datapath_inst/rf/registers[18][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][13]} .original_name {{core/datapath_inst/rf/registers[18][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][13]/Q} .original_name {core/datapath_inst/rf/registers[18][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][14]} .original_name {{core/datapath_inst/rf/registers[18][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][14]/Q} .original_name {core/datapath_inst/rf/registers[18][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][15]} .original_name {{core/datapath_inst/rf/registers[18][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][15]/Q} .original_name {core/datapath_inst/rf/registers[18][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][16]} .original_name {{core/datapath_inst/rf/registers[18][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][16]/Q} .original_name {core/datapath_inst/rf/registers[18][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][17]} .original_name {{core/datapath_inst/rf/registers[18][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][17]/Q} .original_name {core/datapath_inst/rf/registers[18][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][18]} .original_name {{core/datapath_inst/rf/registers[18][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][18]/Q} .original_name {core/datapath_inst/rf/registers[18][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][19]} .original_name {{core/datapath_inst/rf/registers[18][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][19]/Q} .original_name {core/datapath_inst/rf/registers[18][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][20]} .original_name {{core/datapath_inst/rf/registers[18][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][20]/Q} .original_name {core/datapath_inst/rf/registers[18][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][21]} .original_name {{core/datapath_inst/rf/registers[18][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][21]/Q} .original_name {core/datapath_inst/rf/registers[18][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][22]} .original_name {{core/datapath_inst/rf/registers[18][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][22]/Q} .original_name {core/datapath_inst/rf/registers[18][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][23]} .original_name {{core/datapath_inst/rf/registers[18][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][23]/Q} .original_name {core/datapath_inst/rf/registers[18][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][24]} .original_name {{core/datapath_inst/rf/registers[18][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][24]/Q} .original_name {core/datapath_inst/rf/registers[18][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][25]} .original_name {{core/datapath_inst/rf/registers[18][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][25]/Q} .original_name {core/datapath_inst/rf/registers[18][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][26]} .original_name {{core/datapath_inst/rf/registers[18][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][26]/Q} .original_name {core/datapath_inst/rf/registers[18][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][27]} .original_name {{core/datapath_inst/rf/registers[18][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][27]/Q} .original_name {core/datapath_inst/rf/registers[18][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][28]} .original_name {{core/datapath_inst/rf/registers[18][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][28]/Q} .original_name {core/datapath_inst/rf/registers[18][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][29]} .original_name {{core/datapath_inst/rf/registers[18][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][29]/Q} .original_name {core/datapath_inst/rf/registers[18][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][30]} .original_name {{core/datapath_inst/rf/registers[18][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][30]/Q} .original_name {core/datapath_inst/rf/registers[18][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][31]} .original_name {{core/datapath_inst/rf/registers[18][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[18][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[18][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[18][31]/Q} .original_name {core/datapath_inst/rf/registers[18][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][0]} .original_name {{core/datapath_inst/rf/registers[19][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][0]/Q} .original_name {core/datapath_inst/rf/registers[19][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][1]} .original_name {{core/datapath_inst/rf/registers[19][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][1]/Q} .original_name {core/datapath_inst/rf/registers[19][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][2]} .original_name {{core/datapath_inst/rf/registers[19][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][2]/Q} .original_name {core/datapath_inst/rf/registers[19][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][3]} .original_name {{core/datapath_inst/rf/registers[19][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][3]/Q} .original_name {core/datapath_inst/rf/registers[19][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][4]} .original_name {{core/datapath_inst/rf/registers[19][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][4]/Q} .original_name {core/datapath_inst/rf/registers[19][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][5]} .original_name {{core/datapath_inst/rf/registers[19][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][5]/Q} .original_name {core/datapath_inst/rf/registers[19][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][6]} .original_name {{core/datapath_inst/rf/registers[19][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][6]/Q} .original_name {core/datapath_inst/rf/registers[19][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][7]} .original_name {{core/datapath_inst/rf/registers[19][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][7]/Q} .original_name {core/datapath_inst/rf/registers[19][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][8]} .original_name {{core/datapath_inst/rf/registers[19][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][8]/Q} .original_name {core/datapath_inst/rf/registers[19][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][9]} .original_name {{core/datapath_inst/rf/registers[19][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][9]/Q} .original_name {core/datapath_inst/rf/registers[19][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][10]} .original_name {{core/datapath_inst/rf/registers[19][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][10]/Q} .original_name {core/datapath_inst/rf/registers[19][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][11]} .original_name {{core/datapath_inst/rf/registers[19][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][11]/Q} .original_name {core/datapath_inst/rf/registers[19][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][12]} .original_name {{core/datapath_inst/rf/registers[19][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][12]/Q} .original_name {core/datapath_inst/rf/registers[19][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][13]} .original_name {{core/datapath_inst/rf/registers[19][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][13]/Q} .original_name {core/datapath_inst/rf/registers[19][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][14]} .original_name {{core/datapath_inst/rf/registers[19][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][14]/Q} .original_name {core/datapath_inst/rf/registers[19][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][15]} .original_name {{core/datapath_inst/rf/registers[19][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][15]/Q} .original_name {core/datapath_inst/rf/registers[19][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][16]} .original_name {{core/datapath_inst/rf/registers[19][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][16]/Q} .original_name {core/datapath_inst/rf/registers[19][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][17]} .original_name {{core/datapath_inst/rf/registers[19][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][17]/Q} .original_name {core/datapath_inst/rf/registers[19][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][18]} .original_name {{core/datapath_inst/rf/registers[19][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][18]/Q} .original_name {core/datapath_inst/rf/registers[19][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][19]} .original_name {{core/datapath_inst/rf/registers[19][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][19]/Q} .original_name {core/datapath_inst/rf/registers[19][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][20]} .original_name {{core/datapath_inst/rf/registers[19][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][20]/Q} .original_name {core/datapath_inst/rf/registers[19][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][21]} .original_name {{core/datapath_inst/rf/registers[19][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][21]/Q} .original_name {core/datapath_inst/rf/registers[19][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][22]} .original_name {{core/datapath_inst/rf/registers[19][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][22]/Q} .original_name {core/datapath_inst/rf/registers[19][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][23]} .original_name {{core/datapath_inst/rf/registers[19][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][23]/Q} .original_name {core/datapath_inst/rf/registers[19][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][24]} .original_name {{core/datapath_inst/rf/registers[19][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][24]/Q} .original_name {core/datapath_inst/rf/registers[19][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][25]} .original_name {{core/datapath_inst/rf/registers[19][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][25]/Q} .original_name {core/datapath_inst/rf/registers[19][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][26]} .original_name {{core/datapath_inst/rf/registers[19][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][26]/Q} .original_name {core/datapath_inst/rf/registers[19][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][27]} .original_name {{core/datapath_inst/rf/registers[19][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][27]/Q} .original_name {core/datapath_inst/rf/registers[19][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][28]} .original_name {{core/datapath_inst/rf/registers[19][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][28]/Q} .original_name {core/datapath_inst/rf/registers[19][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][29]} .original_name {{core/datapath_inst/rf/registers[19][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][29]/Q} .original_name {core/datapath_inst/rf/registers[19][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][30]} .original_name {{core/datapath_inst/rf/registers[19][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][30]/Q} .original_name {core/datapath_inst/rf/registers[19][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][31]} .original_name {{core/datapath_inst/rf/registers[19][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[19][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[19][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[19][31]/Q} .original_name {core/datapath_inst/rf/registers[19][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][0]} .original_name {{core/datapath_inst/rf/registers[20][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][0]/Q} .original_name {core/datapath_inst/rf/registers[20][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][1]} .original_name {{core/datapath_inst/rf/registers[20][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][1]/Q} .original_name {core/datapath_inst/rf/registers[20][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][2]} .original_name {{core/datapath_inst/rf/registers[20][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][2]/Q} .original_name {core/datapath_inst/rf/registers[20][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][3]} .original_name {{core/datapath_inst/rf/registers[20][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][3]/Q} .original_name {core/datapath_inst/rf/registers[20][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][4]} .original_name {{core/datapath_inst/rf/registers[20][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][4]/Q} .original_name {core/datapath_inst/rf/registers[20][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][5]} .original_name {{core/datapath_inst/rf/registers[20][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][5]/Q} .original_name {core/datapath_inst/rf/registers[20][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][6]} .original_name {{core/datapath_inst/rf/registers[20][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][6]/Q} .original_name {core/datapath_inst/rf/registers[20][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][7]} .original_name {{core/datapath_inst/rf/registers[20][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][7]/Q} .original_name {core/datapath_inst/rf/registers[20][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][8]} .original_name {{core/datapath_inst/rf/registers[20][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][8]/Q} .original_name {core/datapath_inst/rf/registers[20][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][9]} .original_name {{core/datapath_inst/rf/registers[20][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][9]/Q} .original_name {core/datapath_inst/rf/registers[20][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][10]} .original_name {{core/datapath_inst/rf/registers[20][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][10]/Q} .original_name {core/datapath_inst/rf/registers[20][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][11]} .original_name {{core/datapath_inst/rf/registers[20][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][11]/Q} .original_name {core/datapath_inst/rf/registers[20][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][12]} .original_name {{core/datapath_inst/rf/registers[20][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][12]/Q} .original_name {core/datapath_inst/rf/registers[20][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][13]} .original_name {{core/datapath_inst/rf/registers[20][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][13]/Q} .original_name {core/datapath_inst/rf/registers[20][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][14]} .original_name {{core/datapath_inst/rf/registers[20][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][14]/Q} .original_name {core/datapath_inst/rf/registers[20][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][15]} .original_name {{core/datapath_inst/rf/registers[20][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][15]/Q} .original_name {core/datapath_inst/rf/registers[20][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][16]} .original_name {{core/datapath_inst/rf/registers[20][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][16]/Q} .original_name {core/datapath_inst/rf/registers[20][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][17]} .original_name {{core/datapath_inst/rf/registers[20][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][17]/Q} .original_name {core/datapath_inst/rf/registers[20][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][18]} .original_name {{core/datapath_inst/rf/registers[20][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][18]/Q} .original_name {core/datapath_inst/rf/registers[20][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][19]} .original_name {{core/datapath_inst/rf/registers[20][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][19]/Q} .original_name {core/datapath_inst/rf/registers[20][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][20]} .original_name {{core/datapath_inst/rf/registers[20][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][20]/Q} .original_name {core/datapath_inst/rf/registers[20][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][21]} .original_name {{core/datapath_inst/rf/registers[20][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][21]/Q} .original_name {core/datapath_inst/rf/registers[20][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][22]} .original_name {{core/datapath_inst/rf/registers[20][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][22]/Q} .original_name {core/datapath_inst/rf/registers[20][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][23]} .original_name {{core/datapath_inst/rf/registers[20][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][23]/Q} .original_name {core/datapath_inst/rf/registers[20][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][24]} .original_name {{core/datapath_inst/rf/registers[20][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][24]/Q} .original_name {core/datapath_inst/rf/registers[20][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][25]} .original_name {{core/datapath_inst/rf/registers[20][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][25]/Q} .original_name {core/datapath_inst/rf/registers[20][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][26]} .original_name {{core/datapath_inst/rf/registers[20][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][26]/Q} .original_name {core/datapath_inst/rf/registers[20][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][27]} .original_name {{core/datapath_inst/rf/registers[20][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][27]/Q} .original_name {core/datapath_inst/rf/registers[20][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][28]} .original_name {{core/datapath_inst/rf/registers[20][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][28]/Q} .original_name {core/datapath_inst/rf/registers[20][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][29]} .original_name {{core/datapath_inst/rf/registers[20][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][29]/Q} .original_name {core/datapath_inst/rf/registers[20][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][30]} .original_name {{core/datapath_inst/rf/registers[20][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][30]/Q} .original_name {core/datapath_inst/rf/registers[20][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][31]} .original_name {{core/datapath_inst/rf/registers[20][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[20][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[20][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[20][31]/Q} .original_name {core/datapath_inst/rf/registers[20][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][0]} .original_name {{core/datapath_inst/rf/registers[21][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][0]/Q} .original_name {core/datapath_inst/rf/registers[21][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][1]} .original_name {{core/datapath_inst/rf/registers[21][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][1]/Q} .original_name {core/datapath_inst/rf/registers[21][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][2]} .original_name {{core/datapath_inst/rf/registers[21][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][2]/Q} .original_name {core/datapath_inst/rf/registers[21][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][3]} .original_name {{core/datapath_inst/rf/registers[21][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][3]/Q} .original_name {core/datapath_inst/rf/registers[21][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][4]} .original_name {{core/datapath_inst/rf/registers[21][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][4]/Q} .original_name {core/datapath_inst/rf/registers[21][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][5]} .original_name {{core/datapath_inst/rf/registers[21][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][5]/Q} .original_name {core/datapath_inst/rf/registers[21][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][6]} .original_name {{core/datapath_inst/rf/registers[21][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][6]/Q} .original_name {core/datapath_inst/rf/registers[21][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][7]} .original_name {{core/datapath_inst/rf/registers[21][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][7]/Q} .original_name {core/datapath_inst/rf/registers[21][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][8]} .original_name {{core/datapath_inst/rf/registers[21][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][8]/Q} .original_name {core/datapath_inst/rf/registers[21][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][9]} .original_name {{core/datapath_inst/rf/registers[21][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][9]/Q} .original_name {core/datapath_inst/rf/registers[21][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][10]} .original_name {{core/datapath_inst/rf/registers[21][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][10]/Q} .original_name {core/datapath_inst/rf/registers[21][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][11]} .original_name {{core/datapath_inst/rf/registers[21][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][11]/Q} .original_name {core/datapath_inst/rf/registers[21][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][12]} .original_name {{core/datapath_inst/rf/registers[21][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][12]/Q} .original_name {core/datapath_inst/rf/registers[21][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][13]} .original_name {{core/datapath_inst/rf/registers[21][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][13]/Q} .original_name {core/datapath_inst/rf/registers[21][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][14]} .original_name {{core/datapath_inst/rf/registers[21][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][14]/Q} .original_name {core/datapath_inst/rf/registers[21][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][15]} .original_name {{core/datapath_inst/rf/registers[21][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][15]/Q} .original_name {core/datapath_inst/rf/registers[21][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][16]} .original_name {{core/datapath_inst/rf/registers[21][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][16]/Q} .original_name {core/datapath_inst/rf/registers[21][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][17]} .original_name {{core/datapath_inst/rf/registers[21][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][17]/Q} .original_name {core/datapath_inst/rf/registers[21][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][18]} .original_name {{core/datapath_inst/rf/registers[21][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][18]/Q} .original_name {core/datapath_inst/rf/registers[21][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][19]} .original_name {{core/datapath_inst/rf/registers[21][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][19]/Q} .original_name {core/datapath_inst/rf/registers[21][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][20]} .original_name {{core/datapath_inst/rf/registers[21][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][20]/Q} .original_name {core/datapath_inst/rf/registers[21][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][21]} .original_name {{core/datapath_inst/rf/registers[21][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][21]/Q} .original_name {core/datapath_inst/rf/registers[21][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][22]} .original_name {{core/datapath_inst/rf/registers[21][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][22]/Q} .original_name {core/datapath_inst/rf/registers[21][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][23]} .original_name {{core/datapath_inst/rf/registers[21][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][23]/Q} .original_name {core/datapath_inst/rf/registers[21][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][24]} .original_name {{core/datapath_inst/rf/registers[21][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][24]/Q} .original_name {core/datapath_inst/rf/registers[21][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][25]} .original_name {{core/datapath_inst/rf/registers[21][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][25]/Q} .original_name {core/datapath_inst/rf/registers[21][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][26]} .original_name {{core/datapath_inst/rf/registers[21][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][26]/Q} .original_name {core/datapath_inst/rf/registers[21][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][27]} .original_name {{core/datapath_inst/rf/registers[21][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][27]/Q} .original_name {core/datapath_inst/rf/registers[21][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][28]} .original_name {{core/datapath_inst/rf/registers[21][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][28]/Q} .original_name {core/datapath_inst/rf/registers[21][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][29]} .original_name {{core/datapath_inst/rf/registers[21][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][29]/Q} .original_name {core/datapath_inst/rf/registers[21][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][30]} .original_name {{core/datapath_inst/rf/registers[21][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][30]/Q} .original_name {core/datapath_inst/rf/registers[21][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][31]} .original_name {{core/datapath_inst/rf/registers[21][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[21][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[21][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[21][31]/Q} .original_name {core/datapath_inst/rf/registers[21][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][0]} .original_name {{core/datapath_inst/rf/registers[22][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][0]/Q} .original_name {core/datapath_inst/rf/registers[22][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][1]} .original_name {{core/datapath_inst/rf/registers[22][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][1]/Q} .original_name {core/datapath_inst/rf/registers[22][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][2]} .original_name {{core/datapath_inst/rf/registers[22][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][2]/Q} .original_name {core/datapath_inst/rf/registers[22][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][3]} .original_name {{core/datapath_inst/rf/registers[22][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][3]/Q} .original_name {core/datapath_inst/rf/registers[22][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][4]} .original_name {{core/datapath_inst/rf/registers[22][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][4]/Q} .original_name {core/datapath_inst/rf/registers[22][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][5]} .original_name {{core/datapath_inst/rf/registers[22][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][5]/Q} .original_name {core/datapath_inst/rf/registers[22][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][6]} .original_name {{core/datapath_inst/rf/registers[22][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][6]/Q} .original_name {core/datapath_inst/rf/registers[22][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][7]} .original_name {{core/datapath_inst/rf/registers[22][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][7]/Q} .original_name {core/datapath_inst/rf/registers[22][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][8]} .original_name {{core/datapath_inst/rf/registers[22][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][8]/Q} .original_name {core/datapath_inst/rf/registers[22][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][9]} .original_name {{core/datapath_inst/rf/registers[22][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][9]/Q} .original_name {core/datapath_inst/rf/registers[22][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][10]} .original_name {{core/datapath_inst/rf/registers[22][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][10]/Q} .original_name {core/datapath_inst/rf/registers[22][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][11]} .original_name {{core/datapath_inst/rf/registers[22][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][11]/Q} .original_name {core/datapath_inst/rf/registers[22][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][12]} .original_name {{core/datapath_inst/rf/registers[22][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][12]/Q} .original_name {core/datapath_inst/rf/registers[22][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][13]} .original_name {{core/datapath_inst/rf/registers[22][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][13]/Q} .original_name {core/datapath_inst/rf/registers[22][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][14]} .original_name {{core/datapath_inst/rf/registers[22][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][14]/Q} .original_name {core/datapath_inst/rf/registers[22][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][15]} .original_name {{core/datapath_inst/rf/registers[22][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][15]/Q} .original_name {core/datapath_inst/rf/registers[22][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][16]} .original_name {{core/datapath_inst/rf/registers[22][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][16]/Q} .original_name {core/datapath_inst/rf/registers[22][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][17]} .original_name {{core/datapath_inst/rf/registers[22][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][17]/Q} .original_name {core/datapath_inst/rf/registers[22][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][18]} .original_name {{core/datapath_inst/rf/registers[22][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][18]/Q} .original_name {core/datapath_inst/rf/registers[22][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][19]} .original_name {{core/datapath_inst/rf/registers[22][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][19]/Q} .original_name {core/datapath_inst/rf/registers[22][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][20]} .original_name {{core/datapath_inst/rf/registers[22][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][20]/Q} .original_name {core/datapath_inst/rf/registers[22][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][21]} .original_name {{core/datapath_inst/rf/registers[22][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][21]/Q} .original_name {core/datapath_inst/rf/registers[22][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][22]} .original_name {{core/datapath_inst/rf/registers[22][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][22]/Q} .original_name {core/datapath_inst/rf/registers[22][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][23]} .original_name {{core/datapath_inst/rf/registers[22][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][23]/Q} .original_name {core/datapath_inst/rf/registers[22][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][24]} .original_name {{core/datapath_inst/rf/registers[22][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][24]/Q} .original_name {core/datapath_inst/rf/registers[22][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][25]} .original_name {{core/datapath_inst/rf/registers[22][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][25]/Q} .original_name {core/datapath_inst/rf/registers[22][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][26]} .original_name {{core/datapath_inst/rf/registers[22][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][26]/Q} .original_name {core/datapath_inst/rf/registers[22][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][27]} .original_name {{core/datapath_inst/rf/registers[22][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][27]/Q} .original_name {core/datapath_inst/rf/registers[22][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][28]} .original_name {{core/datapath_inst/rf/registers[22][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][28]/Q} .original_name {core/datapath_inst/rf/registers[22][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][29]} .original_name {{core/datapath_inst/rf/registers[22][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][29]/Q} .original_name {core/datapath_inst/rf/registers[22][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][30]} .original_name {{core/datapath_inst/rf/registers[22][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][30]/Q} .original_name {core/datapath_inst/rf/registers[22][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][31]} .original_name {{core/datapath_inst/rf/registers[22][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[22][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[22][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[22][31]/Q} .original_name {core/datapath_inst/rf/registers[22][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][0]} .original_name {{core/datapath_inst/rf/registers[23][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][0]/Q} .original_name {core/datapath_inst/rf/registers[23][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][1]} .original_name {{core/datapath_inst/rf/registers[23][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][1]/Q} .original_name {core/datapath_inst/rf/registers[23][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][2]} .original_name {{core/datapath_inst/rf/registers[23][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][2]/Q} .original_name {core/datapath_inst/rf/registers[23][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][3]} .original_name {{core/datapath_inst/rf/registers[23][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][3]/Q} .original_name {core/datapath_inst/rf/registers[23][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][4]} .original_name {{core/datapath_inst/rf/registers[23][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][4]/Q} .original_name {core/datapath_inst/rf/registers[23][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][5]} .original_name {{core/datapath_inst/rf/registers[23][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][5]/Q} .original_name {core/datapath_inst/rf/registers[23][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][6]} .original_name {{core/datapath_inst/rf/registers[23][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][6]/Q} .original_name {core/datapath_inst/rf/registers[23][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][7]} .original_name {{core/datapath_inst/rf/registers[23][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][7]/Q} .original_name {core/datapath_inst/rf/registers[23][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][8]} .original_name {{core/datapath_inst/rf/registers[23][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][8]/Q} .original_name {core/datapath_inst/rf/registers[23][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][9]} .original_name {{core/datapath_inst/rf/registers[23][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][9]/Q} .original_name {core/datapath_inst/rf/registers[23][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][10]} .original_name {{core/datapath_inst/rf/registers[23][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][10]/Q} .original_name {core/datapath_inst/rf/registers[23][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][11]} .original_name {{core/datapath_inst/rf/registers[23][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][11]/Q} .original_name {core/datapath_inst/rf/registers[23][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][12]} .original_name {{core/datapath_inst/rf/registers[23][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][12]/Q} .original_name {core/datapath_inst/rf/registers[23][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][13]} .original_name {{core/datapath_inst/rf/registers[23][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][13]/Q} .original_name {core/datapath_inst/rf/registers[23][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][14]} .original_name {{core/datapath_inst/rf/registers[23][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][14]/Q} .original_name {core/datapath_inst/rf/registers[23][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][15]} .original_name {{core/datapath_inst/rf/registers[23][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][15]/Q} .original_name {core/datapath_inst/rf/registers[23][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][16]} .original_name {{core/datapath_inst/rf/registers[23][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][16]/Q} .original_name {core/datapath_inst/rf/registers[23][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][17]} .original_name {{core/datapath_inst/rf/registers[23][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][17]/Q} .original_name {core/datapath_inst/rf/registers[23][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][18]} .original_name {{core/datapath_inst/rf/registers[23][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][18]/Q} .original_name {core/datapath_inst/rf/registers[23][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][19]} .original_name {{core/datapath_inst/rf/registers[23][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][19]/Q} .original_name {core/datapath_inst/rf/registers[23][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][20]} .original_name {{core/datapath_inst/rf/registers[23][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][20]/Q} .original_name {core/datapath_inst/rf/registers[23][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][21]} .original_name {{core/datapath_inst/rf/registers[23][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][21]/Q} .original_name {core/datapath_inst/rf/registers[23][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][22]} .original_name {{core/datapath_inst/rf/registers[23][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][22]/Q} .original_name {core/datapath_inst/rf/registers[23][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][23]} .original_name {{core/datapath_inst/rf/registers[23][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][23]/Q} .original_name {core/datapath_inst/rf/registers[23][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][24]} .original_name {{core/datapath_inst/rf/registers[23][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][24]/Q} .original_name {core/datapath_inst/rf/registers[23][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][25]} .original_name {{core/datapath_inst/rf/registers[23][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][25]/Q} .original_name {core/datapath_inst/rf/registers[23][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][26]} .original_name {{core/datapath_inst/rf/registers[23][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][26]/Q} .original_name {core/datapath_inst/rf/registers[23][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][27]} .original_name {{core/datapath_inst/rf/registers[23][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][27]/Q} .original_name {core/datapath_inst/rf/registers[23][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][28]} .original_name {{core/datapath_inst/rf/registers[23][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][28]/Q} .original_name {core/datapath_inst/rf/registers[23][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][29]} .original_name {{core/datapath_inst/rf/registers[23][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][29]/Q} .original_name {core/datapath_inst/rf/registers[23][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][30]} .original_name {{core/datapath_inst/rf/registers[23][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][30]/Q} .original_name {core/datapath_inst/rf/registers[23][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][31]} .original_name {{core/datapath_inst/rf/registers[23][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[23][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[23][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[23][31]/Q} .original_name {core/datapath_inst/rf/registers[23][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][0]} .original_name {{core/datapath_inst/rf/registers[24][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][0]/Q} .original_name {core/datapath_inst/rf/registers[24][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][1]} .original_name {{core/datapath_inst/rf/registers[24][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][1]/Q} .original_name {core/datapath_inst/rf/registers[24][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][2]} .original_name {{core/datapath_inst/rf/registers[24][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][2]/Q} .original_name {core/datapath_inst/rf/registers[24][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][3]} .original_name {{core/datapath_inst/rf/registers[24][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][3]/Q} .original_name {core/datapath_inst/rf/registers[24][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][4]} .original_name {{core/datapath_inst/rf/registers[24][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][4]/Q} .original_name {core/datapath_inst/rf/registers[24][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][5]} .original_name {{core/datapath_inst/rf/registers[24][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][5]/Q} .original_name {core/datapath_inst/rf/registers[24][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][6]} .original_name {{core/datapath_inst/rf/registers[24][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][6]/Q} .original_name {core/datapath_inst/rf/registers[24][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][7]} .original_name {{core/datapath_inst/rf/registers[24][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][7]/Q} .original_name {core/datapath_inst/rf/registers[24][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][8]} .original_name {{core/datapath_inst/rf/registers[24][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][8]/Q} .original_name {core/datapath_inst/rf/registers[24][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][9]} .original_name {{core/datapath_inst/rf/registers[24][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][9]/Q} .original_name {core/datapath_inst/rf/registers[24][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][10]} .original_name {{core/datapath_inst/rf/registers[24][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][10]/Q} .original_name {core/datapath_inst/rf/registers[24][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][11]} .original_name {{core/datapath_inst/rf/registers[24][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][11]/Q} .original_name {core/datapath_inst/rf/registers[24][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][12]} .original_name {{core/datapath_inst/rf/registers[24][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][12]/Q} .original_name {core/datapath_inst/rf/registers[24][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][13]} .original_name {{core/datapath_inst/rf/registers[24][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][13]/Q} .original_name {core/datapath_inst/rf/registers[24][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][14]} .original_name {{core/datapath_inst/rf/registers[24][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][14]/Q} .original_name {core/datapath_inst/rf/registers[24][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][15]} .original_name {{core/datapath_inst/rf/registers[24][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][15]/Q} .original_name {core/datapath_inst/rf/registers[24][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][16]} .original_name {{core/datapath_inst/rf/registers[24][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][16]/Q} .original_name {core/datapath_inst/rf/registers[24][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][17]} .original_name {{core/datapath_inst/rf/registers[24][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][17]/Q} .original_name {core/datapath_inst/rf/registers[24][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][18]} .original_name {{core/datapath_inst/rf/registers[24][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][18]/Q} .original_name {core/datapath_inst/rf/registers[24][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][19]} .original_name {{core/datapath_inst/rf/registers[24][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][19]/Q} .original_name {core/datapath_inst/rf/registers[24][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][20]} .original_name {{core/datapath_inst/rf/registers[24][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][20]/Q} .original_name {core/datapath_inst/rf/registers[24][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][21]} .original_name {{core/datapath_inst/rf/registers[24][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][21]/Q} .original_name {core/datapath_inst/rf/registers[24][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][22]} .original_name {{core/datapath_inst/rf/registers[24][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][22]/Q} .original_name {core/datapath_inst/rf/registers[24][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][23]} .original_name {{core/datapath_inst/rf/registers[24][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][23]/Q} .original_name {core/datapath_inst/rf/registers[24][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][24]} .original_name {{core/datapath_inst/rf/registers[24][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][24]/Q} .original_name {core/datapath_inst/rf/registers[24][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][25]} .original_name {{core/datapath_inst/rf/registers[24][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][25]/Q} .original_name {core/datapath_inst/rf/registers[24][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][26]} .original_name {{core/datapath_inst/rf/registers[24][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][26]/Q} .original_name {core/datapath_inst/rf/registers[24][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][27]} .original_name {{core/datapath_inst/rf/registers[24][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][27]/Q} .original_name {core/datapath_inst/rf/registers[24][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][28]} .original_name {{core/datapath_inst/rf/registers[24][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][28]/Q} .original_name {core/datapath_inst/rf/registers[24][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][29]} .original_name {{core/datapath_inst/rf/registers[24][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][29]/Q} .original_name {core/datapath_inst/rf/registers[24][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][30]} .original_name {{core/datapath_inst/rf/registers[24][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][30]/Q} .original_name {core/datapath_inst/rf/registers[24][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][31]} .original_name {{core/datapath_inst/rf/registers[24][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[24][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[24][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[24][31]/Q} .original_name {core/datapath_inst/rf/registers[24][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][0]} .original_name {{core/datapath_inst/rf/registers[25][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][0]/Q} .original_name {core/datapath_inst/rf/registers[25][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][1]} .original_name {{core/datapath_inst/rf/registers[25][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][1]/Q} .original_name {core/datapath_inst/rf/registers[25][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][2]} .original_name {{core/datapath_inst/rf/registers[25][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][2]/Q} .original_name {core/datapath_inst/rf/registers[25][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][3]} .original_name {{core/datapath_inst/rf/registers[25][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][3]/Q} .original_name {core/datapath_inst/rf/registers[25][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][4]} .original_name {{core/datapath_inst/rf/registers[25][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][4]/Q} .original_name {core/datapath_inst/rf/registers[25][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][5]} .original_name {{core/datapath_inst/rf/registers[25][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][5]/Q} .original_name {core/datapath_inst/rf/registers[25][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][6]} .original_name {{core/datapath_inst/rf/registers[25][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][6]/Q} .original_name {core/datapath_inst/rf/registers[25][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][7]} .original_name {{core/datapath_inst/rf/registers[25][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][7]/Q} .original_name {core/datapath_inst/rf/registers[25][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][8]} .original_name {{core/datapath_inst/rf/registers[25][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][8]/Q} .original_name {core/datapath_inst/rf/registers[25][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][9]} .original_name {{core/datapath_inst/rf/registers[25][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][9]/Q} .original_name {core/datapath_inst/rf/registers[25][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][10]} .original_name {{core/datapath_inst/rf/registers[25][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][10]/Q} .original_name {core/datapath_inst/rf/registers[25][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][11]} .original_name {{core/datapath_inst/rf/registers[25][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][11]/Q} .original_name {core/datapath_inst/rf/registers[25][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][12]} .original_name {{core/datapath_inst/rf/registers[25][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][12]/Q} .original_name {core/datapath_inst/rf/registers[25][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][13]} .original_name {{core/datapath_inst/rf/registers[25][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][13]/Q} .original_name {core/datapath_inst/rf/registers[25][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][14]} .original_name {{core/datapath_inst/rf/registers[25][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][14]/Q} .original_name {core/datapath_inst/rf/registers[25][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][15]} .original_name {{core/datapath_inst/rf/registers[25][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][15]/Q} .original_name {core/datapath_inst/rf/registers[25][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][16]} .original_name {{core/datapath_inst/rf/registers[25][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][16]/Q} .original_name {core/datapath_inst/rf/registers[25][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][17]} .original_name {{core/datapath_inst/rf/registers[25][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][17]/Q} .original_name {core/datapath_inst/rf/registers[25][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][18]} .original_name {{core/datapath_inst/rf/registers[25][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][18]/Q} .original_name {core/datapath_inst/rf/registers[25][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][19]} .original_name {{core/datapath_inst/rf/registers[25][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][19]/Q} .original_name {core/datapath_inst/rf/registers[25][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][20]} .original_name {{core/datapath_inst/rf/registers[25][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][20]/Q} .original_name {core/datapath_inst/rf/registers[25][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][21]} .original_name {{core/datapath_inst/rf/registers[25][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][21]/Q} .original_name {core/datapath_inst/rf/registers[25][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][22]} .original_name {{core/datapath_inst/rf/registers[25][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][22]/Q} .original_name {core/datapath_inst/rf/registers[25][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][23]} .original_name {{core/datapath_inst/rf/registers[25][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][23]/Q} .original_name {core/datapath_inst/rf/registers[25][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][24]} .original_name {{core/datapath_inst/rf/registers[25][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][24]/Q} .original_name {core/datapath_inst/rf/registers[25][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][25]} .original_name {{core/datapath_inst/rf/registers[25][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][25]/Q} .original_name {core/datapath_inst/rf/registers[25][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][26]} .original_name {{core/datapath_inst/rf/registers[25][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][26]/Q} .original_name {core/datapath_inst/rf/registers[25][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][27]} .original_name {{core/datapath_inst/rf/registers[25][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][27]/Q} .original_name {core/datapath_inst/rf/registers[25][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][28]} .original_name {{core/datapath_inst/rf/registers[25][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][28]/Q} .original_name {core/datapath_inst/rf/registers[25][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][29]} .original_name {{core/datapath_inst/rf/registers[25][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][29]/Q} .original_name {core/datapath_inst/rf/registers[25][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][30]} .original_name {{core/datapath_inst/rf/registers[25][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][30]/Q} .original_name {core/datapath_inst/rf/registers[25][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][31]} .original_name {{core/datapath_inst/rf/registers[25][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[25][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[25][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[25][31]/Q} .original_name {core/datapath_inst/rf/registers[25][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][0]} .original_name {{core/datapath_inst/rf/registers[26][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][0]/Q} .original_name {core/datapath_inst/rf/registers[26][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][1]} .original_name {{core/datapath_inst/rf/registers[26][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][1]/Q} .original_name {core/datapath_inst/rf/registers[26][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][2]} .original_name {{core/datapath_inst/rf/registers[26][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][2]/Q} .original_name {core/datapath_inst/rf/registers[26][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][3]} .original_name {{core/datapath_inst/rf/registers[26][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][3]/Q} .original_name {core/datapath_inst/rf/registers[26][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][4]} .original_name {{core/datapath_inst/rf/registers[26][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][4]/Q} .original_name {core/datapath_inst/rf/registers[26][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][5]} .original_name {{core/datapath_inst/rf/registers[26][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][5]/Q} .original_name {core/datapath_inst/rf/registers[26][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][6]} .original_name {{core/datapath_inst/rf/registers[26][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][6]/Q} .original_name {core/datapath_inst/rf/registers[26][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][7]} .original_name {{core/datapath_inst/rf/registers[26][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][7]/Q} .original_name {core/datapath_inst/rf/registers[26][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][8]} .original_name {{core/datapath_inst/rf/registers[26][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][8]/Q} .original_name {core/datapath_inst/rf/registers[26][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][9]} .original_name {{core/datapath_inst/rf/registers[26][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][9]/Q} .original_name {core/datapath_inst/rf/registers[26][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][10]} .original_name {{core/datapath_inst/rf/registers[26][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][10]/Q} .original_name {core/datapath_inst/rf/registers[26][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][11]} .original_name {{core/datapath_inst/rf/registers[26][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][11]/Q} .original_name {core/datapath_inst/rf/registers[26][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][12]} .original_name {{core/datapath_inst/rf/registers[26][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][12]/Q} .original_name {core/datapath_inst/rf/registers[26][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][13]} .original_name {{core/datapath_inst/rf/registers[26][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][13]/Q} .original_name {core/datapath_inst/rf/registers[26][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][14]} .original_name {{core/datapath_inst/rf/registers[26][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][14]/Q} .original_name {core/datapath_inst/rf/registers[26][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][15]} .original_name {{core/datapath_inst/rf/registers[26][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][15]/Q} .original_name {core/datapath_inst/rf/registers[26][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][16]} .original_name {{core/datapath_inst/rf/registers[26][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][16]/Q} .original_name {core/datapath_inst/rf/registers[26][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][17]} .original_name {{core/datapath_inst/rf/registers[26][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][17]/Q} .original_name {core/datapath_inst/rf/registers[26][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][18]} .original_name {{core/datapath_inst/rf/registers[26][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][18]/Q} .original_name {core/datapath_inst/rf/registers[26][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][19]} .original_name {{core/datapath_inst/rf/registers[26][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][19]/Q} .original_name {core/datapath_inst/rf/registers[26][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][20]} .original_name {{core/datapath_inst/rf/registers[26][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][20]/Q} .original_name {core/datapath_inst/rf/registers[26][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][21]} .original_name {{core/datapath_inst/rf/registers[26][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][21]/Q} .original_name {core/datapath_inst/rf/registers[26][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][22]} .original_name {{core/datapath_inst/rf/registers[26][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][22]/Q} .original_name {core/datapath_inst/rf/registers[26][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][23]} .original_name {{core/datapath_inst/rf/registers[26][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][23]/Q} .original_name {core/datapath_inst/rf/registers[26][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][24]} .original_name {{core/datapath_inst/rf/registers[26][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][24]/Q} .original_name {core/datapath_inst/rf/registers[26][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][25]} .original_name {{core/datapath_inst/rf/registers[26][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][25]/Q} .original_name {core/datapath_inst/rf/registers[26][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][26]} .original_name {{core/datapath_inst/rf/registers[26][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][26]/Q} .original_name {core/datapath_inst/rf/registers[26][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][27]} .original_name {{core/datapath_inst/rf/registers[26][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][27]/Q} .original_name {core/datapath_inst/rf/registers[26][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][28]} .original_name {{core/datapath_inst/rf/registers[26][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][28]/Q} .original_name {core/datapath_inst/rf/registers[26][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][29]} .original_name {{core/datapath_inst/rf/registers[26][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][29]/Q} .original_name {core/datapath_inst/rf/registers[26][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][30]} .original_name {{core/datapath_inst/rf/registers[26][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][30]/Q} .original_name {core/datapath_inst/rf/registers[26][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][31]} .original_name {{core/datapath_inst/rf/registers[26][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[26][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[26][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[26][31]/Q} .original_name {core/datapath_inst/rf/registers[26][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][0]} .original_name {{core/datapath_inst/rf/registers[27][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][0]/Q} .original_name {core/datapath_inst/rf/registers[27][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][1]} .original_name {{core/datapath_inst/rf/registers[27][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][1]/Q} .original_name {core/datapath_inst/rf/registers[27][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][2]} .original_name {{core/datapath_inst/rf/registers[27][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][2]/Q} .original_name {core/datapath_inst/rf/registers[27][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][3]} .original_name {{core/datapath_inst/rf/registers[27][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][3]/Q} .original_name {core/datapath_inst/rf/registers[27][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][4]} .original_name {{core/datapath_inst/rf/registers[27][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][4]/Q} .original_name {core/datapath_inst/rf/registers[27][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][5]} .original_name {{core/datapath_inst/rf/registers[27][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][5]/Q} .original_name {core/datapath_inst/rf/registers[27][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][6]} .original_name {{core/datapath_inst/rf/registers[27][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][6]/Q} .original_name {core/datapath_inst/rf/registers[27][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][7]} .original_name {{core/datapath_inst/rf/registers[27][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][7]/Q} .original_name {core/datapath_inst/rf/registers[27][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][8]} .original_name {{core/datapath_inst/rf/registers[27][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][8]/Q} .original_name {core/datapath_inst/rf/registers[27][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][9]} .original_name {{core/datapath_inst/rf/registers[27][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][9]/Q} .original_name {core/datapath_inst/rf/registers[27][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][10]} .original_name {{core/datapath_inst/rf/registers[27][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][10]/Q} .original_name {core/datapath_inst/rf/registers[27][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][11]} .original_name {{core/datapath_inst/rf/registers[27][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][11]/Q} .original_name {core/datapath_inst/rf/registers[27][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][12]} .original_name {{core/datapath_inst/rf/registers[27][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][12]/Q} .original_name {core/datapath_inst/rf/registers[27][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][13]} .original_name {{core/datapath_inst/rf/registers[27][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][13]/Q} .original_name {core/datapath_inst/rf/registers[27][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][14]} .original_name {{core/datapath_inst/rf/registers[27][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][14]/Q} .original_name {core/datapath_inst/rf/registers[27][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][15]} .original_name {{core/datapath_inst/rf/registers[27][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][15]/Q} .original_name {core/datapath_inst/rf/registers[27][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][16]} .original_name {{core/datapath_inst/rf/registers[27][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][16]/Q} .original_name {core/datapath_inst/rf/registers[27][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][17]} .original_name {{core/datapath_inst/rf/registers[27][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][17]/Q} .original_name {core/datapath_inst/rf/registers[27][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][18]} .original_name {{core/datapath_inst/rf/registers[27][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][18]/Q} .original_name {core/datapath_inst/rf/registers[27][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][19]} .original_name {{core/datapath_inst/rf/registers[27][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][19]/Q} .original_name {core/datapath_inst/rf/registers[27][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][20]} .original_name {{core/datapath_inst/rf/registers[27][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][20]/Q} .original_name {core/datapath_inst/rf/registers[27][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][21]} .original_name {{core/datapath_inst/rf/registers[27][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][21]/Q} .original_name {core/datapath_inst/rf/registers[27][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][22]} .original_name {{core/datapath_inst/rf/registers[27][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][22]/Q} .original_name {core/datapath_inst/rf/registers[27][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][23]} .original_name {{core/datapath_inst/rf/registers[27][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][23]/Q} .original_name {core/datapath_inst/rf/registers[27][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][24]} .original_name {{core/datapath_inst/rf/registers[27][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][24]/Q} .original_name {core/datapath_inst/rf/registers[27][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][25]} .original_name {{core/datapath_inst/rf/registers[27][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][25]/Q} .original_name {core/datapath_inst/rf/registers[27][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][26]} .original_name {{core/datapath_inst/rf/registers[27][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][26]/Q} .original_name {core/datapath_inst/rf/registers[27][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][27]} .original_name {{core/datapath_inst/rf/registers[27][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][27]/Q} .original_name {core/datapath_inst/rf/registers[27][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][28]} .original_name {{core/datapath_inst/rf/registers[27][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][28]/Q} .original_name {core/datapath_inst/rf/registers[27][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][29]} .original_name {{core/datapath_inst/rf/registers[27][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][29]/Q} .original_name {core/datapath_inst/rf/registers[27][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][30]} .original_name {{core/datapath_inst/rf/registers[27][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][30]/Q} .original_name {core/datapath_inst/rf/registers[27][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][31]} .original_name {{core/datapath_inst/rf/registers[27][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[27][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[27][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[27][31]/Q} .original_name {core/datapath_inst/rf/registers[27][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][0]} .original_name {{core/datapath_inst/rf/registers[28][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][0]/Q} .original_name {core/datapath_inst/rf/registers[28][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][1]} .original_name {{core/datapath_inst/rf/registers[28][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][1]/Q} .original_name {core/datapath_inst/rf/registers[28][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][2]} .original_name {{core/datapath_inst/rf/registers[28][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][2]/Q} .original_name {core/datapath_inst/rf/registers[28][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][3]} .original_name {{core/datapath_inst/rf/registers[28][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][3]/Q} .original_name {core/datapath_inst/rf/registers[28][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][4]} .original_name {{core/datapath_inst/rf/registers[28][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][4]/Q} .original_name {core/datapath_inst/rf/registers[28][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][5]} .original_name {{core/datapath_inst/rf/registers[28][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][5]/Q} .original_name {core/datapath_inst/rf/registers[28][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][6]} .original_name {{core/datapath_inst/rf/registers[28][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][6]/Q} .original_name {core/datapath_inst/rf/registers[28][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][7]} .original_name {{core/datapath_inst/rf/registers[28][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][7]/Q} .original_name {core/datapath_inst/rf/registers[28][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][8]} .original_name {{core/datapath_inst/rf/registers[28][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][8]/Q} .original_name {core/datapath_inst/rf/registers[28][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][9]} .original_name {{core/datapath_inst/rf/registers[28][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][9]/Q} .original_name {core/datapath_inst/rf/registers[28][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][10]} .original_name {{core/datapath_inst/rf/registers[28][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][10]/Q} .original_name {core/datapath_inst/rf/registers[28][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][11]} .original_name {{core/datapath_inst/rf/registers[28][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][11]/Q} .original_name {core/datapath_inst/rf/registers[28][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][12]} .original_name {{core/datapath_inst/rf/registers[28][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][12]/Q} .original_name {core/datapath_inst/rf/registers[28][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][13]} .original_name {{core/datapath_inst/rf/registers[28][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][13]/Q} .original_name {core/datapath_inst/rf/registers[28][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][14]} .original_name {{core/datapath_inst/rf/registers[28][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][14]/Q} .original_name {core/datapath_inst/rf/registers[28][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][15]} .original_name {{core/datapath_inst/rf/registers[28][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][15]/Q} .original_name {core/datapath_inst/rf/registers[28][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][16]} .original_name {{core/datapath_inst/rf/registers[28][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][16]/Q} .original_name {core/datapath_inst/rf/registers[28][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][17]} .original_name {{core/datapath_inst/rf/registers[28][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][17]/Q} .original_name {core/datapath_inst/rf/registers[28][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][18]} .original_name {{core/datapath_inst/rf/registers[28][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][18]/Q} .original_name {core/datapath_inst/rf/registers[28][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][19]} .original_name {{core/datapath_inst/rf/registers[28][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][19]/Q} .original_name {core/datapath_inst/rf/registers[28][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][20]} .original_name {{core/datapath_inst/rf/registers[28][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][20]/Q} .original_name {core/datapath_inst/rf/registers[28][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][21]} .original_name {{core/datapath_inst/rf/registers[28][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][21]/Q} .original_name {core/datapath_inst/rf/registers[28][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][22]} .original_name {{core/datapath_inst/rf/registers[28][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][22]/Q} .original_name {core/datapath_inst/rf/registers[28][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][23]} .original_name {{core/datapath_inst/rf/registers[28][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][23]/Q} .original_name {core/datapath_inst/rf/registers[28][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][24]} .original_name {{core/datapath_inst/rf/registers[28][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][24]/Q} .original_name {core/datapath_inst/rf/registers[28][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][25]} .original_name {{core/datapath_inst/rf/registers[28][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][25]/Q} .original_name {core/datapath_inst/rf/registers[28][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][26]} .original_name {{core/datapath_inst/rf/registers[28][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][26]/Q} .original_name {core/datapath_inst/rf/registers[28][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][27]} .original_name {{core/datapath_inst/rf/registers[28][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][27]/Q} .original_name {core/datapath_inst/rf/registers[28][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][28]} .original_name {{core/datapath_inst/rf/registers[28][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][28]/Q} .original_name {core/datapath_inst/rf/registers[28][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][29]} .original_name {{core/datapath_inst/rf/registers[28][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][29]/Q} .original_name {core/datapath_inst/rf/registers[28][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][30]} .original_name {{core/datapath_inst/rf/registers[28][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][30]/Q} .original_name {core/datapath_inst/rf/registers[28][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][31]} .original_name {{core/datapath_inst/rf/registers[28][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[28][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[28][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[28][31]/Q} .original_name {core/datapath_inst/rf/registers[28][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][0]} .original_name {{core/datapath_inst/rf/registers[29][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][0]/Q} .original_name {core/datapath_inst/rf/registers[29][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][1]} .original_name {{core/datapath_inst/rf/registers[29][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][1]/Q} .original_name {core/datapath_inst/rf/registers[29][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][2]} .original_name {{core/datapath_inst/rf/registers[29][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][2]/Q} .original_name {core/datapath_inst/rf/registers[29][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][3]} .original_name {{core/datapath_inst/rf/registers[29][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][3]/Q} .original_name {core/datapath_inst/rf/registers[29][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][4]} .original_name {{core/datapath_inst/rf/registers[29][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][4]/Q} .original_name {core/datapath_inst/rf/registers[29][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][5]} .original_name {{core/datapath_inst/rf/registers[29][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][5]/Q} .original_name {core/datapath_inst/rf/registers[29][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][6]} .original_name {{core/datapath_inst/rf/registers[29][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][6]/Q} .original_name {core/datapath_inst/rf/registers[29][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][7]} .original_name {{core/datapath_inst/rf/registers[29][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][7]/Q} .original_name {core/datapath_inst/rf/registers[29][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][8]} .original_name {{core/datapath_inst/rf/registers[29][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][8]/Q} .original_name {core/datapath_inst/rf/registers[29][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][9]} .original_name {{core/datapath_inst/rf/registers[29][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][9]/Q} .original_name {core/datapath_inst/rf/registers[29][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][10]} .original_name {{core/datapath_inst/rf/registers[29][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][10]/Q} .original_name {core/datapath_inst/rf/registers[29][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][11]} .original_name {{core/datapath_inst/rf/registers[29][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][11]/Q} .original_name {core/datapath_inst/rf/registers[29][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][12]} .original_name {{core/datapath_inst/rf/registers[29][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][12]/Q} .original_name {core/datapath_inst/rf/registers[29][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][13]} .original_name {{core/datapath_inst/rf/registers[29][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][13]/Q} .original_name {core/datapath_inst/rf/registers[29][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][14]} .original_name {{core/datapath_inst/rf/registers[29][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][14]/Q} .original_name {core/datapath_inst/rf/registers[29][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][15]} .original_name {{core/datapath_inst/rf/registers[29][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][15]/Q} .original_name {core/datapath_inst/rf/registers[29][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][16]} .original_name {{core/datapath_inst/rf/registers[29][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][16]/Q} .original_name {core/datapath_inst/rf/registers[29][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][17]} .original_name {{core/datapath_inst/rf/registers[29][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][17]/Q} .original_name {core/datapath_inst/rf/registers[29][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][18]} .original_name {{core/datapath_inst/rf/registers[29][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][18]/Q} .original_name {core/datapath_inst/rf/registers[29][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][19]} .original_name {{core/datapath_inst/rf/registers[29][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][19]/Q} .original_name {core/datapath_inst/rf/registers[29][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][20]} .original_name {{core/datapath_inst/rf/registers[29][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][20]/Q} .original_name {core/datapath_inst/rf/registers[29][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][21]} .original_name {{core/datapath_inst/rf/registers[29][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][21]/Q} .original_name {core/datapath_inst/rf/registers[29][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][22]} .original_name {{core/datapath_inst/rf/registers[29][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][22]/Q} .original_name {core/datapath_inst/rf/registers[29][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][23]} .original_name {{core/datapath_inst/rf/registers[29][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][23]/Q} .original_name {core/datapath_inst/rf/registers[29][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][24]} .original_name {{core/datapath_inst/rf/registers[29][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][24]/Q} .original_name {core/datapath_inst/rf/registers[29][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][25]} .original_name {{core/datapath_inst/rf/registers[29][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][25]/Q} .original_name {core/datapath_inst/rf/registers[29][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][26]} .original_name {{core/datapath_inst/rf/registers[29][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][26]/Q} .original_name {core/datapath_inst/rf/registers[29][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][27]} .original_name {{core/datapath_inst/rf/registers[29][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][27]/Q} .original_name {core/datapath_inst/rf/registers[29][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][28]} .original_name {{core/datapath_inst/rf/registers[29][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][28]/Q} .original_name {core/datapath_inst/rf/registers[29][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][29]} .original_name {{core/datapath_inst/rf/registers[29][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][29]/Q} .original_name {core/datapath_inst/rf/registers[29][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][30]} .original_name {{core/datapath_inst/rf/registers[29][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][30]/Q} .original_name {core/datapath_inst/rf/registers[29][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][31]} .original_name {{core/datapath_inst/rf/registers[29][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[29][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[29][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[29][31]/Q} .original_name {core/datapath_inst/rf/registers[29][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][0]} .original_name {{core/datapath_inst/rf/registers[30][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][0]/Q} .original_name {core/datapath_inst/rf/registers[30][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][1]} .original_name {{core/datapath_inst/rf/registers[30][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][1]/Q} .original_name {core/datapath_inst/rf/registers[30][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][2]} .original_name {{core/datapath_inst/rf/registers[30][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][2]/Q} .original_name {core/datapath_inst/rf/registers[30][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][3]} .original_name {{core/datapath_inst/rf/registers[30][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][3]/Q} .original_name {core/datapath_inst/rf/registers[30][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][4]} .original_name {{core/datapath_inst/rf/registers[30][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][4]/Q} .original_name {core/datapath_inst/rf/registers[30][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][5]} .original_name {{core/datapath_inst/rf/registers[30][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][5]/Q} .original_name {core/datapath_inst/rf/registers[30][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][6]} .original_name {{core/datapath_inst/rf/registers[30][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][6]/Q} .original_name {core/datapath_inst/rf/registers[30][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][7]} .original_name {{core/datapath_inst/rf/registers[30][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][7]/Q} .original_name {core/datapath_inst/rf/registers[30][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][8]} .original_name {{core/datapath_inst/rf/registers[30][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][8]/Q} .original_name {core/datapath_inst/rf/registers[30][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][9]} .original_name {{core/datapath_inst/rf/registers[30][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][9]/Q} .original_name {core/datapath_inst/rf/registers[30][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][10]} .original_name {{core/datapath_inst/rf/registers[30][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][10]/Q} .original_name {core/datapath_inst/rf/registers[30][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][11]} .original_name {{core/datapath_inst/rf/registers[30][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][11]/Q} .original_name {core/datapath_inst/rf/registers[30][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][12]} .original_name {{core/datapath_inst/rf/registers[30][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][12]/Q} .original_name {core/datapath_inst/rf/registers[30][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][13]} .original_name {{core/datapath_inst/rf/registers[30][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][13]/Q} .original_name {core/datapath_inst/rf/registers[30][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][14]} .original_name {{core/datapath_inst/rf/registers[30][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][14]/Q} .original_name {core/datapath_inst/rf/registers[30][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][15]} .original_name {{core/datapath_inst/rf/registers[30][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][15]/Q} .original_name {core/datapath_inst/rf/registers[30][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][16]} .original_name {{core/datapath_inst/rf/registers[30][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][16]/Q} .original_name {core/datapath_inst/rf/registers[30][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][17]} .original_name {{core/datapath_inst/rf/registers[30][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][17]/Q} .original_name {core/datapath_inst/rf/registers[30][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][18]} .original_name {{core/datapath_inst/rf/registers[30][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][18]/Q} .original_name {core/datapath_inst/rf/registers[30][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][19]} .original_name {{core/datapath_inst/rf/registers[30][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][19]/Q} .original_name {core/datapath_inst/rf/registers[30][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][20]} .original_name {{core/datapath_inst/rf/registers[30][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][20]/Q} .original_name {core/datapath_inst/rf/registers[30][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][21]} .original_name {{core/datapath_inst/rf/registers[30][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][21]/Q} .original_name {core/datapath_inst/rf/registers[30][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][22]} .original_name {{core/datapath_inst/rf/registers[30][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][22]/Q} .original_name {core/datapath_inst/rf/registers[30][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][23]} .original_name {{core/datapath_inst/rf/registers[30][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][23]/Q} .original_name {core/datapath_inst/rf/registers[30][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][24]} .original_name {{core/datapath_inst/rf/registers[30][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][24]/Q} .original_name {core/datapath_inst/rf/registers[30][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][25]} .original_name {{core/datapath_inst/rf/registers[30][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][25]/Q} .original_name {core/datapath_inst/rf/registers[30][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][26]} .original_name {{core/datapath_inst/rf/registers[30][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][26]/Q} .original_name {core/datapath_inst/rf/registers[30][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][27]} .original_name {{core/datapath_inst/rf/registers[30][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][27]/Q} .original_name {core/datapath_inst/rf/registers[30][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][28]} .original_name {{core/datapath_inst/rf/registers[30][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][28]/Q} .original_name {core/datapath_inst/rf/registers[30][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][29]} .original_name {{core/datapath_inst/rf/registers[30][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][29]/Q} .original_name {core/datapath_inst/rf/registers[30][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][30]} .original_name {{core/datapath_inst/rf/registers[30][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][30]/Q} .original_name {core/datapath_inst/rf/registers[30][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][31]} .original_name {{core/datapath_inst/rf/registers[30][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[30][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[30][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[30][31]/Q} .original_name {core/datapath_inst/rf/registers[30][31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][0]} .original_name {{core/datapath_inst/rf/registers[31][0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][0]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][0]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][0]/Q} .original_name {core/datapath_inst/rf/registers[31][0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][1]} .original_name {{core/datapath_inst/rf/registers[31][1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][1]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][1]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][1]/Q} .original_name {core/datapath_inst/rf/registers[31][1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][2]} .original_name {{core/datapath_inst/rf/registers[31][2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][2]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][2]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][2]/Q} .original_name {core/datapath_inst/rf/registers[31][2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][3]} .original_name {{core/datapath_inst/rf/registers[31][3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][3]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][3]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][3]/Q} .original_name {core/datapath_inst/rf/registers[31][3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][4]} .original_name {{core/datapath_inst/rf/registers[31][4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][4]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][4]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][4]/Q} .original_name {core/datapath_inst/rf/registers[31][4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][5]} .original_name {{core/datapath_inst/rf/registers[31][5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][5]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][5]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][5]/Q} .original_name {core/datapath_inst/rf/registers[31][5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][6]} .original_name {{core/datapath_inst/rf/registers[31][6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][6]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][6]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][6]/Q} .original_name {core/datapath_inst/rf/registers[31][6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][7]} .original_name {{core/datapath_inst/rf/registers[31][7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][7]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][7]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][7]/Q} .original_name {core/datapath_inst/rf/registers[31][7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][8]} .original_name {{core/datapath_inst/rf/registers[31][8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][8]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][8]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][8]/Q} .original_name {core/datapath_inst/rf/registers[31][8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][9]} .original_name {{core/datapath_inst/rf/registers[31][9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][9]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][9]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][9]/Q} .original_name {core/datapath_inst/rf/registers[31][9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][10]} .original_name {{core/datapath_inst/rf/registers[31][10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][10]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][10]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][10]/Q} .original_name {core/datapath_inst/rf/registers[31][10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][11]} .original_name {{core/datapath_inst/rf/registers[31][11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][11]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][11]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][11]/Q} .original_name {core/datapath_inst/rf/registers[31][11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][12]} .original_name {{core/datapath_inst/rf/registers[31][12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][12]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][12]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][12]/Q} .original_name {core/datapath_inst/rf/registers[31][12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][13]} .original_name {{core/datapath_inst/rf/registers[31][13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][13]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][13]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][13]/Q} .original_name {core/datapath_inst/rf/registers[31][13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][14]} .original_name {{core/datapath_inst/rf/registers[31][14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][14]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][14]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][14]/Q} .original_name {core/datapath_inst/rf/registers[31][14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][15]} .original_name {{core/datapath_inst/rf/registers[31][15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][15]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][15]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][15]/Q} .original_name {core/datapath_inst/rf/registers[31][15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][16]} .original_name {{core/datapath_inst/rf/registers[31][16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][16]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][16]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][16]/Q} .original_name {core/datapath_inst/rf/registers[31][16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][17]} .original_name {{core/datapath_inst/rf/registers[31][17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][17]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][17]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][17]/Q} .original_name {core/datapath_inst/rf/registers[31][17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][18]} .original_name {{core/datapath_inst/rf/registers[31][18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][18]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][18]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][18]/Q} .original_name {core/datapath_inst/rf/registers[31][18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][19]} .original_name {{core/datapath_inst/rf/registers[31][19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][19]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][19]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][19]/Q} .original_name {core/datapath_inst/rf/registers[31][19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][20]} .original_name {{core/datapath_inst/rf/registers[31][20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][20]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][20]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][20]/Q} .original_name {core/datapath_inst/rf/registers[31][20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][21]} .original_name {{core/datapath_inst/rf/registers[31][21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][21]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][21]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][21]/Q} .original_name {core/datapath_inst/rf/registers[31][21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][22]} .original_name {{core/datapath_inst/rf/registers[31][22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][22]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][22]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][22]/Q} .original_name {core/datapath_inst/rf/registers[31][22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][23]} .original_name {{core/datapath_inst/rf/registers[31][23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][23]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][23]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][23]/Q} .original_name {core/datapath_inst/rf/registers[31][23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][24]} .original_name {{core/datapath_inst/rf/registers[31][24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][24]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][24]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][24]/Q} .original_name {core/datapath_inst/rf/registers[31][24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][25]} .original_name {{core/datapath_inst/rf/registers[31][25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][25]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][25]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][25]/Q} .original_name {core/datapath_inst/rf/registers[31][25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][26]} .original_name {{core/datapath_inst/rf/registers[31][26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][26]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][26]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][26]/Q} .original_name {core/datapath_inst/rf/registers[31][26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][27]} .original_name {{core/datapath_inst/rf/registers[31][27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][27]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][27]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][27]/Q} .original_name {core/datapath_inst/rf/registers[31][27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][28]} .original_name {{core/datapath_inst/rf/registers[31][28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][28]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][28]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][28]/Q} .original_name {core/datapath_inst/rf/registers[31][28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][29]} .original_name {{core/datapath_inst/rf/registers[31][29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][29]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][29]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][29]/Q} .original_name {core/datapath_inst/rf/registers[31][29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][30]} .original_name {{core/datapath_inst/rf/registers[31][30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][30]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][30]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][30]/Q} .original_name {core/datapath_inst/rf/registers[31][30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][31]} .original_name {{core/datapath_inst/rf/registers[31][31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][31]} .single_bit_orig_name {core/datapath_inst/rf/registers[31][31]}
set_db -quiet {inst:MCU/core/datapath_inst/rf/registers_reg[31][31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rf/registers_reg[31][31]/Q} .original_name {core/datapath_inst/rf/registers[31][31]/q}
set_db -quiet module:MCU/store_ext .hdl_user_name store_ext
set_db -quiet module:MCU/store_ext .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/store_ext.vhd} {../hdl} {}}}
set_db -quiet module:MCU/store_ext .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/store_ext .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[0]} .original_name {{core/datapath_inst/amo_addr_reg[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[0]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[0]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[0]/Q} .original_name {core/datapath_inst/amo_addr_reg[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[1]} .original_name {{core/datapath_inst/amo_addr_reg[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[1]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[1]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[1]/Q} .original_name {core/datapath_inst/amo_addr_reg[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[2]} .original_name {{core/datapath_inst/amo_addr_reg[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[2]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[2]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[2]/Q} .original_name {core/datapath_inst/amo_addr_reg[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[3]} .original_name {{core/datapath_inst/amo_addr_reg[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[3]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[3]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[3]/Q} .original_name {core/datapath_inst/amo_addr_reg[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[4]} .original_name {{core/datapath_inst/amo_addr_reg[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[4]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[4]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[4]/Q} .original_name {core/datapath_inst/amo_addr_reg[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[5]} .original_name {{core/datapath_inst/amo_addr_reg[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[5]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[5]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[5]/Q} .original_name {core/datapath_inst/amo_addr_reg[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[6]} .original_name {{core/datapath_inst/amo_addr_reg[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[6]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[6]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[6]/Q} .original_name {core/datapath_inst/amo_addr_reg[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[7]} .original_name {{core/datapath_inst/amo_addr_reg[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[7]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[7]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[7]/Q} .original_name {core/datapath_inst/amo_addr_reg[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[8]} .original_name {{core/datapath_inst/amo_addr_reg[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[8]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[8]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[8]/Q} .original_name {core/datapath_inst/amo_addr_reg[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[9]} .original_name {{core/datapath_inst/amo_addr_reg[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[9]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[9]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[9]/Q} .original_name {core/datapath_inst/amo_addr_reg[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[10]} .original_name {{core/datapath_inst/amo_addr_reg[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[10]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[10]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[10]/Q} .original_name {core/datapath_inst/amo_addr_reg[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[11]} .original_name {{core/datapath_inst/amo_addr_reg[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[11]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[11]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[11]/Q} .original_name {core/datapath_inst/amo_addr_reg[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[12]} .original_name {{core/datapath_inst/amo_addr_reg[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[12]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[12]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[12]/Q} .original_name {core/datapath_inst/amo_addr_reg[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[13]} .original_name {{core/datapath_inst/amo_addr_reg[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[13]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[13]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[13]/Q} .original_name {core/datapath_inst/amo_addr_reg[13]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[14]} .original_name {{core/datapath_inst/amo_addr_reg[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[14]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[14]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[14]/Q} .original_name {core/datapath_inst/amo_addr_reg[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[15]} .original_name {{core/datapath_inst/amo_addr_reg[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[15]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[15]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[15]/Q} .original_name {core/datapath_inst/amo_addr_reg[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[16]} .original_name {{core/datapath_inst/amo_addr_reg[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[16]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[16]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[16]/Q} .original_name {core/datapath_inst/amo_addr_reg[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[17]} .original_name {{core/datapath_inst/amo_addr_reg[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[17]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[17]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[17]/Q} .original_name {core/datapath_inst/amo_addr_reg[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[18]} .original_name {{core/datapath_inst/amo_addr_reg[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[18]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[18]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[18]/Q} .original_name {core/datapath_inst/amo_addr_reg[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[19]} .original_name {{core/datapath_inst/amo_addr_reg[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[19]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[19]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[19]/Q} .original_name {core/datapath_inst/amo_addr_reg[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[20]} .original_name {{core/datapath_inst/amo_addr_reg[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[20]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[20]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[20]/Q} .original_name {core/datapath_inst/amo_addr_reg[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[21]} .original_name {{core/datapath_inst/amo_addr_reg[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[21]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[21]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[21]/Q} .original_name {core/datapath_inst/amo_addr_reg[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[22]} .original_name {{core/datapath_inst/amo_addr_reg[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[22]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[22]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[22]/Q} .original_name {core/datapath_inst/amo_addr_reg[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[23]} .original_name {{core/datapath_inst/amo_addr_reg[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[23]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[23]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[23]/Q} .original_name {core/datapath_inst/amo_addr_reg[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[24]} .original_name {{core/datapath_inst/amo_addr_reg[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[24]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[24]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[24]/Q} .original_name {core/datapath_inst/amo_addr_reg[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[25]} .original_name {{core/datapath_inst/amo_addr_reg[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[25]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[25]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[25]/Q} .original_name {core/datapath_inst/amo_addr_reg[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[26]} .original_name {{core/datapath_inst/amo_addr_reg[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[26]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[26]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[26]/Q} .original_name {core/datapath_inst/amo_addr_reg[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[27]} .original_name {{core/datapath_inst/amo_addr_reg[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[27]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[27]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[27]/Q} .original_name {core/datapath_inst/amo_addr_reg[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[28]} .original_name {{core/datapath_inst/amo_addr_reg[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[28]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[28]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[28]/Q} .original_name {core/datapath_inst/amo_addr_reg[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[29]} .original_name {{core/datapath_inst/amo_addr_reg[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[29]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[29]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[29]/Q} .original_name {core/datapath_inst/amo_addr_reg[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[30]} .original_name {{core/datapath_inst/amo_addr_reg[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[30]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[30]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[30]/Q} .original_name {core/datapath_inst/amo_addr_reg[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[31]} .original_name {{core/datapath_inst/amo_addr_reg[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[31]} .single_bit_orig_name {core/datapath_inst/amo_addr_reg[31]}
set_db -quiet {inst:MCU/core/datapath_inst/amo_addr_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/amo_addr_reg_reg[31]/Q} .original_name {core/datapath_inst/amo_addr_reg[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[12]} .original_name {{core/datapath_inst/rd_amo[12]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[12]} .single_bit_orig_name {core/datapath_inst/rd_amo[12]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[12]/Q} .original_name {core/datapath_inst/rd_amo[12]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[1]} .original_name {{core/datapath_inst/rd_amo[1]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[1]} .single_bit_orig_name {core/datapath_inst/rd_amo[1]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[1]/Q} .original_name {core/datapath_inst/rd_amo[1]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[2]} .original_name {{core/datapath_inst/rd_amo[2]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[2]} .single_bit_orig_name {core/datapath_inst/rd_amo[2]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[2]/Q} .original_name {core/datapath_inst/rd_amo[2]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[3]} .original_name {{core/datapath_inst/rd_amo[3]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[3]} .single_bit_orig_name {core/datapath_inst/rd_amo[3]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[3]/Q} .original_name {core/datapath_inst/rd_amo[3]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[28]} .original_name {{core/datapath_inst/rd_amo[28]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[28]} .single_bit_orig_name {core/datapath_inst/rd_amo[28]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[28]/Q} .original_name {core/datapath_inst/rd_amo[28]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[4]} .original_name {{core/datapath_inst/rd_amo[4]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[4]} .single_bit_orig_name {core/datapath_inst/rd_amo[4]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[4]/Q} .original_name {core/datapath_inst/rd_amo[4]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[5]} .original_name {{core/datapath_inst/rd_amo[5]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[5]} .single_bit_orig_name {core/datapath_inst/rd_amo[5]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[5]/Q} .original_name {core/datapath_inst/rd_amo[5]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[6]} .original_name {{core/datapath_inst/rd_amo[6]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[6]} .single_bit_orig_name {core/datapath_inst/rd_amo[6]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[6]/Q} .original_name {core/datapath_inst/rd_amo[6]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[24]} .original_name {{core/datapath_inst/rd_amo[24]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[24]} .single_bit_orig_name {core/datapath_inst/rd_amo[24]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[24]/Q} .original_name {core/datapath_inst/rd_amo[24]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[7]} .original_name {{core/datapath_inst/rd_amo[7]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[7]} .single_bit_orig_name {core/datapath_inst/rd_amo[7]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[7]/Q} .original_name {core/datapath_inst/rd_amo[7]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[8]} .original_name {{core/datapath_inst/rd_amo[8]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[8]} .single_bit_orig_name {core/datapath_inst/rd_amo[8]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[8]/Q} .original_name {core/datapath_inst/rd_amo[8]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[9]} .original_name {{core/datapath_inst/rd_amo[9]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[9]} .single_bit_orig_name {core/datapath_inst/rd_amo[9]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[9]/Q} .original_name {core/datapath_inst/rd_amo[9]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[20]} .original_name {{core/datapath_inst/rd_amo[20]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[20]} .single_bit_orig_name {core/datapath_inst/rd_amo[20]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[20]/Q} .original_name {core/datapath_inst/rd_amo[20]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[10]} .original_name {{core/datapath_inst/rd_amo[10]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[10]} .single_bit_orig_name {core/datapath_inst/rd_amo[10]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[10]/Q} .original_name {core/datapath_inst/rd_amo[10]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[11]} .original_name {{core/datapath_inst/rd_amo[11]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[11]} .single_bit_orig_name {core/datapath_inst/rd_amo[11]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[11]/Q} .original_name {core/datapath_inst/rd_amo[11]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[0]} .original_name {{core/datapath_inst/rd_amo[0]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[0]} .single_bit_orig_name {core/datapath_inst/rd_amo[0]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[0]/Q} .original_name {core/datapath_inst/rd_amo[0]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[31]} .original_name {{core/datapath_inst/rd_amo[31]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[31]} .single_bit_orig_name {core/datapath_inst/rd_amo[31]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[31]/Q} .original_name {core/datapath_inst/rd_amo[31]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[14]} .original_name {{core/datapath_inst/rd_amo[14]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[14]} .single_bit_orig_name {core/datapath_inst/rd_amo[14]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[14]/Q} .original_name {core/datapath_inst/rd_amo[14]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[15]} .original_name {{core/datapath_inst/rd_amo[15]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[15]} .single_bit_orig_name {core/datapath_inst/rd_amo[15]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[15]/Q} .original_name {core/datapath_inst/rd_amo[15]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[16]} .original_name {{core/datapath_inst/rd_amo[16]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[16]} .single_bit_orig_name {core/datapath_inst/rd_amo[16]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[16]/Q} .original_name {core/datapath_inst/rd_amo[16]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[17]} .original_name {{core/datapath_inst/rd_amo[17]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[17]} .single_bit_orig_name {core/datapath_inst/rd_amo[17]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[17]/Q} .original_name {core/datapath_inst/rd_amo[17]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[18]} .original_name {{core/datapath_inst/rd_amo[18]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[18]} .single_bit_orig_name {core/datapath_inst/rd_amo[18]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[18]/Q} .original_name {core/datapath_inst/rd_amo[18]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[19]} .original_name {{core/datapath_inst/rd_amo[19]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[19]} .single_bit_orig_name {core/datapath_inst/rd_amo[19]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[19]/Q} .original_name {core/datapath_inst/rd_amo[19]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[21]} .original_name {{core/datapath_inst/rd_amo[21]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[21]} .single_bit_orig_name {core/datapath_inst/rd_amo[21]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[21]/Q} .original_name {core/datapath_inst/rd_amo[21]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[22]} .original_name {{core/datapath_inst/rd_amo[22]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[22]} .single_bit_orig_name {core/datapath_inst/rd_amo[22]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[22]/Q} .original_name {core/datapath_inst/rd_amo[22]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[23]} .original_name {{core/datapath_inst/rd_amo[23]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[23]} .single_bit_orig_name {core/datapath_inst/rd_amo[23]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[23]/Q} .original_name {core/datapath_inst/rd_amo[23]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[25]} .original_name {{core/datapath_inst/rd_amo[25]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[25]} .single_bit_orig_name {core/datapath_inst/rd_amo[25]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[25]/Q} .original_name {core/datapath_inst/rd_amo[25]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[26]} .original_name {{core/datapath_inst/rd_amo[26]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[26]} .single_bit_orig_name {core/datapath_inst/rd_amo[26]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[26]/Q} .original_name {core/datapath_inst/rd_amo[26]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[27]} .original_name {{core/datapath_inst/rd_amo[27]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[27]} .single_bit_orig_name {core/datapath_inst/rd_amo[27]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[27]/Q} .original_name {core/datapath_inst/rd_amo[27]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[29]} .original_name {{core/datapath_inst/rd_amo[29]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[29]} .single_bit_orig_name {core/datapath_inst/rd_amo[29]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[29]/Q} .original_name {core/datapath_inst/rd_amo[29]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[30]} .original_name {{core/datapath_inst/rd_amo[30]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[30]} .single_bit_orig_name {core/datapath_inst/rd_amo[30]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[30]/Q} .original_name {core/datapath_inst/rd_amo[30]/q}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[13]} .original_name {{core/datapath_inst/rd_amo[13]}}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[13]} .single_bit_orig_name {core/datapath_inst/rd_amo[13]}
set_db -quiet {inst:MCU/core/datapath_inst/rd_amo_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/datapath_inst/rd_amo_reg[13]/Q} .original_name {core/datapath_inst/rd_amo[13]/q}
set_db -quiet module:MCU/irq_handler_NUM_IRQS83_DATA_WIDTH32 .is_sop_cluster true
set_db -quiet module:MCU/irq_handler_NUM_IRQS83_DATA_WIDTH32 .hdl_user_name irq_handler
set_db -quiet module:MCU/irq_handler_NUM_IRQS83_DATA_WIDTH32 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/vesta/irq_handler.vhd} {../hdl} {}}}
set_db -quiet module:MCU/irq_handler_NUM_IRQS83_DATA_WIDTH32 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/irq_handler_NUM_IRQS83_DATA_WIDTH32 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_88 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_88 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_88 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_88 .boundary_opto strict_no
set_db -quiet inst:MCU/core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_89 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_89 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_89 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_89 .boundary_opto strict_no
set_db -quiet inst:MCU/core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_90 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_90 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_90 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_90 .boundary_opto strict_no
set_db -quiet inst:MCU/core/irq_handler_inst/RC_CG_HIER_INST94/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/irq_handler_inst/RC_CG_HIER_INST94/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_91 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_91 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_91 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_91 .boundary_opto strict_no
set_db -quiet inst:MCU/core/irq_handler_inst/RC_CG_HIER_INST95/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/core/irq_handler_inst/RC_CG_HIER_INST95/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[0]} .original_name {{core/irq_handler_inst/highest_priority_irq_reg[0]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[0]} .single_bit_orig_name {core/irq_handler_inst/highest_priority_irq_reg[0]}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[0]/Q} .original_name {core/irq_handler_inst/highest_priority_irq_reg[0]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[1]} .original_name {{core/irq_handler_inst/highest_priority_irq_reg[1]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[1]} .single_bit_orig_name {core/irq_handler_inst/highest_priority_irq_reg[1]}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[1]/Q} .original_name {core/irq_handler_inst/highest_priority_irq_reg[1]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[2]} .original_name {{core/irq_handler_inst/highest_priority_irq_reg[2]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[2]} .single_bit_orig_name {core/irq_handler_inst/highest_priority_irq_reg[2]}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[2]/Q} .original_name {core/irq_handler_inst/highest_priority_irq_reg[2]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[3]} .original_name {{core/irq_handler_inst/highest_priority_irq_reg[3]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[3]} .single_bit_orig_name {core/irq_handler_inst/highest_priority_irq_reg[3]}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[3]/Q} .original_name {core/irq_handler_inst/highest_priority_irq_reg[3]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[4]} .original_name {{core/irq_handler_inst/highest_priority_irq_reg[4]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[4]} .single_bit_orig_name {core/irq_handler_inst/highest_priority_irq_reg[4]}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[4]/Q} .original_name {core/irq_handler_inst/highest_priority_irq_reg[4]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[5]} .original_name {{core/irq_handler_inst/highest_priority_irq_reg[5]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[5]} .single_bit_orig_name {core/irq_handler_inst/highest_priority_irq_reg[5]}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[5]/Q} .original_name {core/irq_handler_inst/highest_priority_irq_reg[5]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[6]} .original_name {{core/irq_handler_inst/highest_priority_irq_reg[6]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[6]} .single_bit_orig_name {core/irq_handler_inst/highest_priority_irq_reg[6]}
set_db -quiet {inst:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/highest_priority_irq_reg_reg[6]/Q} .original_name {core/irq_handler_inst/highest_priority_irq_reg[6]/q}
set_db -quiet inst:MCU/core/irq_handler_inst/irq_found_reg_reg .original_name core/irq_handler_inst/irq_found_reg
set_db -quiet inst:MCU/core/irq_handler_inst/irq_found_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/irq_handler_inst/irq_found_reg_reg .single_bit_orig_name core/irq_handler_inst/irq_found_reg
set_db -quiet inst:MCU/core/irq_handler_inst/irq_found_reg_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/irq_handler_inst/irq_found_reg_reg/QN .original_name core/irq_handler_inst/irq_found_reg/q
set_db -quiet inst:MCU/core/irq_handler_inst/context_restored_reg .original_name core/irq_handler_inst/context_restored
set_db -quiet inst:MCU/core/irq_handler_inst/context_restored_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/irq_handler_inst/context_restored_reg .single_bit_orig_name core/irq_handler_inst/context_restored
set_db -quiet inst:MCU/core/irq_handler_inst/context_restored_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/irq_handler_inst/context_restored_reg/Q .original_name core/irq_handler_inst/context_restored/q
set_db -quiet inst:MCU/core/irq_handler_inst/context_saved_reg .original_name core/irq_handler_inst/context_saved
set_db -quiet inst:MCU/core/irq_handler_inst/context_saved_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/irq_handler_inst/context_saved_reg .single_bit_orig_name core/irq_handler_inst/context_saved
set_db -quiet inst:MCU/core/irq_handler_inst/context_saved_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/irq_handler_inst/context_saved_reg/Q .original_name core/irq_handler_inst/context_saved/q
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[0]} .original_name {{core/irq_handler_inst/current_state[0]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[0]} .single_bit_orig_name {core/irq_handler_inst/current_state[0]}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/current_state_reg[0]/Q} .original_name {core/irq_handler_inst/current_state[0]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[1]} .original_name {{core/irq_handler_inst/current_state[1]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[1]} .single_bit_orig_name {core/irq_handler_inst/current_state[1]}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/current_state_reg[1]/Q} .original_name {core/irq_handler_inst/current_state[1]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[2]} .original_name {{core/irq_handler_inst/current_state[2]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[2]} .single_bit_orig_name {core/irq_handler_inst/current_state[2]}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/current_state_reg[2]/Q} .original_name {core/irq_handler_inst/current_state[2]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[3]} .original_name {{core/irq_handler_inst/current_state[3]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[3]} .single_bit_orig_name {core/irq_handler_inst/current_state[3]}
set_db -quiet {inst:MCU/core/irq_handler_inst/current_state_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/current_state_reg[3]/Q} .original_name {core/irq_handler_inst/current_state[3]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[0]} .original_name {{core/irq_handler_inst/irqs_in_service[0]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[0]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[0]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[0]/Q} .original_name {core/irq_handler_inst/irqs_in_service[0]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[1]} .original_name {{core/irq_handler_inst/irqs_in_service[1]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[1]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[1]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[1]/Q} .original_name {core/irq_handler_inst/irqs_in_service[1]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[2]} .original_name {{core/irq_handler_inst/irqs_in_service[2]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[2]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[2]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[2]/Q} .original_name {core/irq_handler_inst/irqs_in_service[2]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[3]} .original_name {{core/irq_handler_inst/irqs_in_service[3]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[3]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[3]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[3]/Q} .original_name {core/irq_handler_inst/irqs_in_service[3]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[4]} .original_name {{core/irq_handler_inst/irqs_in_service[4]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[4]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[4]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[4]/Q} .original_name {core/irq_handler_inst/irqs_in_service[4]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[5]} .original_name {{core/irq_handler_inst/irqs_in_service[5]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[5]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[5]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[5]/Q} .original_name {core/irq_handler_inst/irqs_in_service[5]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[6]} .original_name {{core/irq_handler_inst/irqs_in_service[6]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[6]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[6]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[6]/Q} .original_name {core/irq_handler_inst/irqs_in_service[6]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[7]} .original_name {{core/irq_handler_inst/irqs_in_service[7]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[7]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[7]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[7]/Q} .original_name {core/irq_handler_inst/irqs_in_service[7]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[8]} .original_name {{core/irq_handler_inst/irqs_in_service[8]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[8]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[8]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[8]/Q} .original_name {core/irq_handler_inst/irqs_in_service[8]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[9]} .original_name {{core/irq_handler_inst/irqs_in_service[9]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[9]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[9]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[9]/Q} .original_name {core/irq_handler_inst/irqs_in_service[9]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[10]} .original_name {{core/irq_handler_inst/irqs_in_service[10]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[10]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[10]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[10]/Q} .original_name {core/irq_handler_inst/irqs_in_service[10]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[11]} .original_name {{core/irq_handler_inst/irqs_in_service[11]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[11]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[11]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[11]/Q} .original_name {core/irq_handler_inst/irqs_in_service[11]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[12]} .original_name {{core/irq_handler_inst/irqs_in_service[12]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[12]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[12]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[12]/Q} .original_name {core/irq_handler_inst/irqs_in_service[12]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[13]} .original_name {{core/irq_handler_inst/irqs_in_service[13]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[13]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[13]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[13]/Q} .original_name {core/irq_handler_inst/irqs_in_service[13]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[14]} .original_name {{core/irq_handler_inst/irqs_in_service[14]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[14]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[14]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[14]/Q} .original_name {core/irq_handler_inst/irqs_in_service[14]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[15]} .original_name {{core/irq_handler_inst/irqs_in_service[15]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[15]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[15]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[15]/Q} .original_name {core/irq_handler_inst/irqs_in_service[15]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[16]} .original_name {{core/irq_handler_inst/irqs_in_service[16]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[16]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[16]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[16]/Q} .original_name {core/irq_handler_inst/irqs_in_service[16]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[17]} .original_name {{core/irq_handler_inst/irqs_in_service[17]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[17]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[17]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[17]/Q} .original_name {core/irq_handler_inst/irqs_in_service[17]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[18]} .original_name {{core/irq_handler_inst/irqs_in_service[18]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[18]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[18]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[18]/Q} .original_name {core/irq_handler_inst/irqs_in_service[18]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[19]} .original_name {{core/irq_handler_inst/irqs_in_service[19]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[19]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[19]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[19]/Q} .original_name {core/irq_handler_inst/irqs_in_service[19]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[20]} .original_name {{core/irq_handler_inst/irqs_in_service[20]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[20]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[20]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[20]/Q} .original_name {core/irq_handler_inst/irqs_in_service[20]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[21]} .original_name {{core/irq_handler_inst/irqs_in_service[21]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[21]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[21]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[21]/Q} .original_name {core/irq_handler_inst/irqs_in_service[21]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[22]} .original_name {{core/irq_handler_inst/irqs_in_service[22]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[22]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[22]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[22]/Q} .original_name {core/irq_handler_inst/irqs_in_service[22]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[23]} .original_name {{core/irq_handler_inst/irqs_in_service[23]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[23]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[23]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[23]/Q} .original_name {core/irq_handler_inst/irqs_in_service[23]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[24]} .original_name {{core/irq_handler_inst/irqs_in_service[24]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[24]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[24]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[24]/Q} .original_name {core/irq_handler_inst/irqs_in_service[24]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[25]} .original_name {{core/irq_handler_inst/irqs_in_service[25]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[25]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[25]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[25]/Q} .original_name {core/irq_handler_inst/irqs_in_service[25]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[26]} .original_name {{core/irq_handler_inst/irqs_in_service[26]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[26]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[26]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[26]/Q} .original_name {core/irq_handler_inst/irqs_in_service[26]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[27]} .original_name {{core/irq_handler_inst/irqs_in_service[27]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[27]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[27]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[27]/Q} .original_name {core/irq_handler_inst/irqs_in_service[27]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[28]} .original_name {{core/irq_handler_inst/irqs_in_service[28]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[28]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[28]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[28]/Q} .original_name {core/irq_handler_inst/irqs_in_service[28]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[29]} .original_name {{core/irq_handler_inst/irqs_in_service[29]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[29]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[29]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[29]/Q} .original_name {core/irq_handler_inst/irqs_in_service[29]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[30]} .original_name {{core/irq_handler_inst/irqs_in_service[30]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[30]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[30]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[30]/Q} .original_name {core/irq_handler_inst/irqs_in_service[30]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[31]} .original_name {{core/irq_handler_inst/irqs_in_service[31]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[31]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[31]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[31]/Q} .original_name {core/irq_handler_inst/irqs_in_service[31]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[32]} .original_name {{core/irq_handler_inst/irqs_in_service[32]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[32]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[32]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[32]/Q} .original_name {core/irq_handler_inst/irqs_in_service[32]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[33]} .original_name {{core/irq_handler_inst/irqs_in_service[33]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[33]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[33]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[33]/Q} .original_name {core/irq_handler_inst/irqs_in_service[33]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[34]} .original_name {{core/irq_handler_inst/irqs_in_service[34]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[34]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[34]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[34]/Q} .original_name {core/irq_handler_inst/irqs_in_service[34]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[35]} .original_name {{core/irq_handler_inst/irqs_in_service[35]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[35]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[35]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[35]/Q} .original_name {core/irq_handler_inst/irqs_in_service[35]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[36]} .original_name {{core/irq_handler_inst/irqs_in_service[36]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[36]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[36]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[36]/Q} .original_name {core/irq_handler_inst/irqs_in_service[36]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[37]} .original_name {{core/irq_handler_inst/irqs_in_service[37]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[37]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[37]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[37]/Q} .original_name {core/irq_handler_inst/irqs_in_service[37]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[38]} .original_name {{core/irq_handler_inst/irqs_in_service[38]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[38]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[38]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[38]/Q} .original_name {core/irq_handler_inst/irqs_in_service[38]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[39]} .original_name {{core/irq_handler_inst/irqs_in_service[39]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[39]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[39]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[39]/Q} .original_name {core/irq_handler_inst/irqs_in_service[39]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[40]} .original_name {{core/irq_handler_inst/irqs_in_service[40]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[40]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[40]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[40]/Q} .original_name {core/irq_handler_inst/irqs_in_service[40]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[41]} .original_name {{core/irq_handler_inst/irqs_in_service[41]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[41]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[41]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[41]/Q} .original_name {core/irq_handler_inst/irqs_in_service[41]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[42]} .original_name {{core/irq_handler_inst/irqs_in_service[42]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[42]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[42]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[42]/Q} .original_name {core/irq_handler_inst/irqs_in_service[42]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[43]} .original_name {{core/irq_handler_inst/irqs_in_service[43]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[43]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[43]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[43]/Q} .original_name {core/irq_handler_inst/irqs_in_service[43]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[44]} .original_name {{core/irq_handler_inst/irqs_in_service[44]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[44]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[44]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[44]/Q} .original_name {core/irq_handler_inst/irqs_in_service[44]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[45]} .original_name {{core/irq_handler_inst/irqs_in_service[45]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[45]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[45]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[45]/Q} .original_name {core/irq_handler_inst/irqs_in_service[45]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[46]} .original_name {{core/irq_handler_inst/irqs_in_service[46]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[46]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[46]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[46]/Q} .original_name {core/irq_handler_inst/irqs_in_service[46]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[47]} .original_name {{core/irq_handler_inst/irqs_in_service[47]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[47]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[47]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[47]/Q} .original_name {core/irq_handler_inst/irqs_in_service[47]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[48]} .original_name {{core/irq_handler_inst/irqs_in_service[48]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[48]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[48]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[48]/Q} .original_name {core/irq_handler_inst/irqs_in_service[48]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[49]} .original_name {{core/irq_handler_inst/irqs_in_service[49]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[49]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[49]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[49]/Q} .original_name {core/irq_handler_inst/irqs_in_service[49]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[50]} .original_name {{core/irq_handler_inst/irqs_in_service[50]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[50]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[50]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[50]/Q} .original_name {core/irq_handler_inst/irqs_in_service[50]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[51]} .original_name {{core/irq_handler_inst/irqs_in_service[51]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[51]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[51]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[51]/Q} .original_name {core/irq_handler_inst/irqs_in_service[51]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[52]} .original_name {{core/irq_handler_inst/irqs_in_service[52]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[52]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[52]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[52]/Q} .original_name {core/irq_handler_inst/irqs_in_service[52]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[53]} .original_name {{core/irq_handler_inst/irqs_in_service[53]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[53]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[53]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[53]/Q} .original_name {core/irq_handler_inst/irqs_in_service[53]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[54]} .original_name {{core/irq_handler_inst/irqs_in_service[54]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[54]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[54]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[54]/Q} .original_name {core/irq_handler_inst/irqs_in_service[54]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[55]} .original_name {{core/irq_handler_inst/irqs_in_service[55]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[55]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[55]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[55]/Q} .original_name {core/irq_handler_inst/irqs_in_service[55]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[56]} .original_name {{core/irq_handler_inst/irqs_in_service[56]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[56]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[56]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[56]/Q} .original_name {core/irq_handler_inst/irqs_in_service[56]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[57]} .original_name {{core/irq_handler_inst/irqs_in_service[57]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[57]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[57]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[57]/Q} .original_name {core/irq_handler_inst/irqs_in_service[57]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[58]} .original_name {{core/irq_handler_inst/irqs_in_service[58]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[58]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[58]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[58]/Q} .original_name {core/irq_handler_inst/irqs_in_service[58]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[59]} .original_name {{core/irq_handler_inst/irqs_in_service[59]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[59]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[59]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[59]/Q} .original_name {core/irq_handler_inst/irqs_in_service[59]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[60]} .original_name {{core/irq_handler_inst/irqs_in_service[60]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[60]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[60]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[60]/Q} .original_name {core/irq_handler_inst/irqs_in_service[60]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[61]} .original_name {{core/irq_handler_inst/irqs_in_service[61]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[61]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[61]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[61]/Q} .original_name {core/irq_handler_inst/irqs_in_service[61]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[62]} .original_name {{core/irq_handler_inst/irqs_in_service[62]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[62]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[62]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[62]/Q} .original_name {core/irq_handler_inst/irqs_in_service[62]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[63]} .original_name {{core/irq_handler_inst/irqs_in_service[63]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[63]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[63]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[63]/Q} .original_name {core/irq_handler_inst/irqs_in_service[63]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[64]} .original_name {{core/irq_handler_inst/irqs_in_service[64]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[64]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[64]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[64]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[64]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[64]/Q} .original_name {core/irq_handler_inst/irqs_in_service[64]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[65]} .original_name {{core/irq_handler_inst/irqs_in_service[65]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[65]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[65]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[65]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[65]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[65]/Q} .original_name {core/irq_handler_inst/irqs_in_service[65]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[66]} .original_name {{core/irq_handler_inst/irqs_in_service[66]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[66]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[66]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[66]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[66]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[66]/Q} .original_name {core/irq_handler_inst/irqs_in_service[66]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[67]} .original_name {{core/irq_handler_inst/irqs_in_service[67]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[67]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[67]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[67]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[67]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[67]/Q} .original_name {core/irq_handler_inst/irqs_in_service[67]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[68]} .original_name {{core/irq_handler_inst/irqs_in_service[68]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[68]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[68]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[68]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[68]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[68]/Q} .original_name {core/irq_handler_inst/irqs_in_service[68]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[69]} .original_name {{core/irq_handler_inst/irqs_in_service[69]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[69]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[69]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[69]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[69]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[69]/Q} .original_name {core/irq_handler_inst/irqs_in_service[69]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[70]} .original_name {{core/irq_handler_inst/irqs_in_service[70]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[70]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[70]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[70]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[70]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[70]/Q} .original_name {core/irq_handler_inst/irqs_in_service[70]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[71]} .original_name {{core/irq_handler_inst/irqs_in_service[71]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[71]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[71]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[71]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[71]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[71]/Q} .original_name {core/irq_handler_inst/irqs_in_service[71]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[72]} .original_name {{core/irq_handler_inst/irqs_in_service[72]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[72]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[72]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[72]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[72]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[72]/Q} .original_name {core/irq_handler_inst/irqs_in_service[72]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[73]} .original_name {{core/irq_handler_inst/irqs_in_service[73]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[73]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[73]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[73]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[73]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[73]/Q} .original_name {core/irq_handler_inst/irqs_in_service[73]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[74]} .original_name {{core/irq_handler_inst/irqs_in_service[74]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[74]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[74]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[74]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[74]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[74]/Q} .original_name {core/irq_handler_inst/irqs_in_service[74]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[75]} .original_name {{core/irq_handler_inst/irqs_in_service[75]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[75]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[75]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[75]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[75]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[75]/Q} .original_name {core/irq_handler_inst/irqs_in_service[75]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[76]} .original_name {{core/irq_handler_inst/irqs_in_service[76]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[76]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[76]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[76]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[76]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[76]/Q} .original_name {core/irq_handler_inst/irqs_in_service[76]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[77]} .original_name {{core/irq_handler_inst/irqs_in_service[77]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[77]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[77]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[77]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[77]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[77]/Q} .original_name {core/irq_handler_inst/irqs_in_service[77]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[78]} .original_name {{core/irq_handler_inst/irqs_in_service[78]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[78]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[78]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[78]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[78]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[78]/Q} .original_name {core/irq_handler_inst/irqs_in_service[78]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[79]} .original_name {{core/irq_handler_inst/irqs_in_service[79]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[79]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[79]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[79]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[79]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[79]/Q} .original_name {core/irq_handler_inst/irqs_in_service[79]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[80]} .original_name {{core/irq_handler_inst/irqs_in_service[80]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[80]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[80]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[80]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[80]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[80]/Q} .original_name {core/irq_handler_inst/irqs_in_service[80]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[81]} .original_name {{core/irq_handler_inst/irqs_in_service[81]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[81]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[81]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[81]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[81]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[81]/Q} .original_name {core/irq_handler_inst/irqs_in_service[81]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[82]} .original_name {{core/irq_handler_inst/irqs_in_service[82]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[82]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[82]} .single_bit_orig_name {core/irq_handler_inst/irqs_in_service[82]}
set_db -quiet {inst:MCU/core/irq_handler_inst/irqs_in_service_reg[82]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/irqs_in_service_reg[82]/Q} .original_name {core/irq_handler_inst/irqs_in_service[82]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[0]} .original_name {{core/irq_handler_inst/latched_irq[0]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[0]} .single_bit_orig_name {core/irq_handler_inst/latched_irq[0]}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/latched_irq_reg[0]/Q} .original_name {core/irq_handler_inst/latched_irq[0]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[1]} .original_name {{core/irq_handler_inst/latched_irq[1]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[1]} .single_bit_orig_name {core/irq_handler_inst/latched_irq[1]}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/latched_irq_reg[1]/Q} .original_name {core/irq_handler_inst/latched_irq[1]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[2]} .original_name {{core/irq_handler_inst/latched_irq[2]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[2]} .single_bit_orig_name {core/irq_handler_inst/latched_irq[2]}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/latched_irq_reg[2]/Q} .original_name {core/irq_handler_inst/latched_irq[2]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[3]} .original_name {{core/irq_handler_inst/latched_irq[3]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[3]} .single_bit_orig_name {core/irq_handler_inst/latched_irq[3]}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/latched_irq_reg[3]/Q} .original_name {core/irq_handler_inst/latched_irq[3]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[4]} .original_name {{core/irq_handler_inst/latched_irq[4]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[4]} .single_bit_orig_name {core/irq_handler_inst/latched_irq[4]}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/latched_irq_reg[4]/Q} .original_name {core/irq_handler_inst/latched_irq[4]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[5]} .original_name {{core/irq_handler_inst/latched_irq[5]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[5]} .single_bit_orig_name {core/irq_handler_inst/latched_irq[5]}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/latched_irq_reg[5]/Q} .original_name {core/irq_handler_inst/latched_irq[5]/q}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[6]} .original_name {{core/irq_handler_inst/latched_irq[6]}}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[6]} .single_bit_orig_name {core/irq_handler_inst/latched_irq[6]}
set_db -quiet {inst:MCU/core/irq_handler_inst/latched_irq_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/irq_handler_inst/latched_irq_reg[6]/Q} .original_name {core/irq_handler_inst/latched_irq[6]/q}
set_db -quiet inst:MCU/core/irq_handler_inst/single_isr_active_reg .original_name core/irq_handler_inst/single_isr_active
set_db -quiet inst:MCU/core/irq_handler_inst/single_isr_active_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/irq_handler_inst/single_isr_active_reg .single_bit_orig_name core/irq_handler_inst/single_isr_active
set_db -quiet inst:MCU/core/irq_handler_inst/single_isr_active_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/irq_handler_inst/single_isr_active_reg/Q .original_name core/irq_handler_inst/single_isr_active/q
set_db -quiet {inst:MCU/core/instr_lower_half_reg[0]} .original_name {{core/instr_lower_half[0]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[0]} .single_bit_orig_name {core/instr_lower_half[0]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[0]/Q} .original_name {core/instr_lower_half[0]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[1]} .original_name {{core/instr_lower_half[1]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[1]} .single_bit_orig_name {core/instr_lower_half[1]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[1]/Q} .original_name {core/instr_lower_half[1]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[2]} .original_name {{core/instr_lower_half[2]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[2]} .single_bit_orig_name {core/instr_lower_half[2]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[2]/Q} .original_name {core/instr_lower_half[2]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[3]} .original_name {{core/instr_lower_half[3]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[3]} .single_bit_orig_name {core/instr_lower_half[3]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[3]/Q} .original_name {core/instr_lower_half[3]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[4]} .original_name {{core/instr_lower_half[4]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[4]} .single_bit_orig_name {core/instr_lower_half[4]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[4]/Q} .original_name {core/instr_lower_half[4]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[5]} .original_name {{core/instr_lower_half[5]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[5]} .single_bit_orig_name {core/instr_lower_half[5]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[5]/Q} .original_name {core/instr_lower_half[5]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[6]} .original_name {{core/instr_lower_half[6]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[6]} .single_bit_orig_name {core/instr_lower_half[6]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[6]/Q} .original_name {core/instr_lower_half[6]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[7]} .original_name {{core/instr_lower_half[7]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[7]} .single_bit_orig_name {core/instr_lower_half[7]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[7]/Q} .original_name {core/instr_lower_half[7]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[8]} .original_name {{core/instr_lower_half[8]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[8]} .single_bit_orig_name {core/instr_lower_half[8]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[8]/Q} .original_name {core/instr_lower_half[8]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[9]} .original_name {{core/instr_lower_half[9]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[9]} .single_bit_orig_name {core/instr_lower_half[9]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[9]/Q} .original_name {core/instr_lower_half[9]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[10]} .original_name {{core/instr_lower_half[10]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[10]} .single_bit_orig_name {core/instr_lower_half[10]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[10]/Q} .original_name {core/instr_lower_half[10]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[11]} .original_name {{core/instr_lower_half[11]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[11]} .single_bit_orig_name {core/instr_lower_half[11]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[11]/Q} .original_name {core/instr_lower_half[11]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[12]} .original_name {{core/instr_lower_half[12]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[12]} .single_bit_orig_name {core/instr_lower_half[12]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[12]/Q} .original_name {core/instr_lower_half[12]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[13]} .original_name {{core/instr_lower_half[13]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[13]} .single_bit_orig_name {core/instr_lower_half[13]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[13]/Q} .original_name {core/instr_lower_half[13]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[14]} .original_name {{core/instr_lower_half[14]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[14]} .single_bit_orig_name {core/instr_lower_half[14]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[14]/Q} .original_name {core/instr_lower_half[14]/q}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[15]} .original_name {{core/instr_lower_half[15]}}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_lower_half_reg[15]} .single_bit_orig_name {core/instr_lower_half[15]}
set_db -quiet {inst:MCU/core/instr_lower_half_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_lower_half_reg[15]/Q} .original_name {core/instr_lower_half[15]/q}
set_db -quiet {inst:MCU/core/current_state_reg[0]} .original_name {{core/current_state[0]}}
set_db -quiet {inst:MCU/core/current_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/current_state_reg[0]} .single_bit_orig_name {core/current_state[0]}
set_db -quiet {inst:MCU/core/current_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/current_state_reg[0]/Q} .original_name {core/current_state[0]/q}
set_db -quiet {inst:MCU/core/current_state_reg[1]} .original_name {{core/current_state[1]}}
set_db -quiet {inst:MCU/core/current_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/current_state_reg[1]} .single_bit_orig_name {core/current_state[1]}
set_db -quiet {inst:MCU/core/current_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/current_state_reg[1]/Q} .original_name {core/current_state[1]/q}
set_db -quiet {inst:MCU/core/current_state_reg[2]} .original_name {{core/current_state[2]}}
set_db -quiet {inst:MCU/core/current_state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/current_state_reg[2]} .single_bit_orig_name {core/current_state[2]}
set_db -quiet {inst:MCU/core/current_state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/current_state_reg[2]/Q} .original_name {core/current_state[2]/q}
set_db -quiet {inst:MCU/core/current_state_reg[3]} .original_name {{core/current_state[3]}}
set_db -quiet {inst:MCU/core/current_state_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/current_state_reg[3]} .single_bit_orig_name {core/current_state[3]}
set_db -quiet {inst:MCU/core/current_state_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/current_state_reg[3]/Q} .original_name {core/current_state[3]/q}
set_db -quiet {inst:MCU/core/current_state_reg[4]} .original_name {{core/current_state[4]}}
set_db -quiet {inst:MCU/core/current_state_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/current_state_reg[4]} .single_bit_orig_name {core/current_state[4]}
set_db -quiet {inst:MCU/core/current_state_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/current_state_reg[4]/Q} .original_name {core/current_state[4]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[0]} .original_name {{core/instr_curr_prev[0]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[0]} .single_bit_orig_name {core/instr_curr_prev[0]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[0]/Q} .original_name {core/instr_curr_prev[0]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[1]} .original_name {{core/instr_curr_prev[1]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[1]} .single_bit_orig_name {core/instr_curr_prev[1]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[1]/Q} .original_name {core/instr_curr_prev[1]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[2]} .original_name {{core/instr_curr_prev[2]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[2]} .single_bit_orig_name {core/instr_curr_prev[2]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[2]/Q} .original_name {core/instr_curr_prev[2]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[3]} .original_name {{core/instr_curr_prev[3]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[3]} .single_bit_orig_name {core/instr_curr_prev[3]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[3]/Q} .original_name {core/instr_curr_prev[3]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[4]} .original_name {{core/instr_curr_prev[4]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[4]} .single_bit_orig_name {core/instr_curr_prev[4]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[4]/Q} .original_name {core/instr_curr_prev[4]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[5]} .original_name {{core/instr_curr_prev[5]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[5]} .single_bit_orig_name {core/instr_curr_prev[5]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[5]/Q} .original_name {core/instr_curr_prev[5]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[6]} .original_name {{core/instr_curr_prev[6]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[6]} .single_bit_orig_name {core/instr_curr_prev[6]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[6]/Q} .original_name {core/instr_curr_prev[6]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[7]} .original_name {{core/instr_curr_prev[7]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[7]} .single_bit_orig_name {core/instr_curr_prev[7]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[7]/Q} .original_name {core/instr_curr_prev[7]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[8]} .original_name {{core/instr_curr_prev[8]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[8]} .single_bit_orig_name {core/instr_curr_prev[8]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[8]/Q} .original_name {core/instr_curr_prev[8]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[9]} .original_name {{core/instr_curr_prev[9]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[9]} .single_bit_orig_name {core/instr_curr_prev[9]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[9]/Q} .original_name {core/instr_curr_prev[9]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[10]} .original_name {{core/instr_curr_prev[10]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[10]} .single_bit_orig_name {core/instr_curr_prev[10]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[10]/Q} .original_name {core/instr_curr_prev[10]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[11]} .original_name {{core/instr_curr_prev[11]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[11]} .single_bit_orig_name {core/instr_curr_prev[11]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[11]/Q} .original_name {core/instr_curr_prev[11]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[12]} .original_name {{core/instr_curr_prev[12]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[12]} .single_bit_orig_name {core/instr_curr_prev[12]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[12]/Q} .original_name {core/instr_curr_prev[12]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[13]} .original_name {{core/instr_curr_prev[13]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[13]} .single_bit_orig_name {core/instr_curr_prev[13]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[13]/Q} .original_name {core/instr_curr_prev[13]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[14]} .original_name {{core/instr_curr_prev[14]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[14]} .single_bit_orig_name {core/instr_curr_prev[14]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[14]/Q} .original_name {core/instr_curr_prev[14]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[15]} .original_name {{core/instr_curr_prev[15]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[15]} .single_bit_orig_name {core/instr_curr_prev[15]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[15]/Q} .original_name {core/instr_curr_prev[15]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[16]} .original_name {{core/instr_curr_prev[16]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[16]} .single_bit_orig_name {core/instr_curr_prev[16]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[16]/Q} .original_name {core/instr_curr_prev[16]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[17]} .original_name {{core/instr_curr_prev[17]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[17]} .single_bit_orig_name {core/instr_curr_prev[17]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[17]/Q} .original_name {core/instr_curr_prev[17]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[18]} .original_name {{core/instr_curr_prev[18]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[18]} .single_bit_orig_name {core/instr_curr_prev[18]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[18]/Q} .original_name {core/instr_curr_prev[18]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[19]} .original_name {{core/instr_curr_prev[19]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[19]} .single_bit_orig_name {core/instr_curr_prev[19]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[19]/Q} .original_name {core/instr_curr_prev[19]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[20]} .original_name {{core/instr_curr_prev[20]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[20]} .single_bit_orig_name {core/instr_curr_prev[20]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[20]/Q} .original_name {core/instr_curr_prev[20]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[21]} .original_name {{core/instr_curr_prev[21]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[21]} .single_bit_orig_name {core/instr_curr_prev[21]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[21]/Q} .original_name {core/instr_curr_prev[21]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[22]} .original_name {{core/instr_curr_prev[22]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[22]} .single_bit_orig_name {core/instr_curr_prev[22]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[22]/Q} .original_name {core/instr_curr_prev[22]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[23]} .original_name {{core/instr_curr_prev[23]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[23]} .single_bit_orig_name {core/instr_curr_prev[23]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[23]/Q} .original_name {core/instr_curr_prev[23]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[24]} .original_name {{core/instr_curr_prev[24]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[24]} .single_bit_orig_name {core/instr_curr_prev[24]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[24]/Q} .original_name {core/instr_curr_prev[24]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[25]} .original_name {{core/instr_curr_prev[25]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[25]} .single_bit_orig_name {core/instr_curr_prev[25]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[25]/Q} .original_name {core/instr_curr_prev[25]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[26]} .original_name {{core/instr_curr_prev[26]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[26]} .single_bit_orig_name {core/instr_curr_prev[26]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[26]/Q} .original_name {core/instr_curr_prev[26]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[27]} .original_name {{core/instr_curr_prev[27]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[27]} .single_bit_orig_name {core/instr_curr_prev[27]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[27]/Q} .original_name {core/instr_curr_prev[27]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[28]} .original_name {{core/instr_curr_prev[28]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[28]} .single_bit_orig_name {core/instr_curr_prev[28]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[28]/Q} .original_name {core/instr_curr_prev[28]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[29]} .original_name {{core/instr_curr_prev[29]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[29]} .single_bit_orig_name {core/instr_curr_prev[29]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[29]/Q} .original_name {core/instr_curr_prev[29]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[30]} .original_name {{core/instr_curr_prev[30]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[30]} .single_bit_orig_name {core/instr_curr_prev[30]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[30]/Q} .original_name {core/instr_curr_prev[30]/q}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[31]} .original_name {{core/instr_curr_prev[31]}}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[31]} .single_bit_orig_name {core/instr_curr_prev[31]}
set_db -quiet {inst:MCU/core/instr_curr_prev_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/instr_curr_prev_reg[31]/Q} .original_name {core/instr_curr_prev[31]/q}
set_db -quiet inst:MCU/core/is_compressed_reg .original_name core/is_compressed
set_db -quiet inst:MCU/core/is_compressed_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/is_compressed_reg .single_bit_orig_name core/is_compressed
set_db -quiet inst:MCU/core/is_compressed_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/is_compressed_reg/Q .original_name core/is_compressed/q
set_db -quiet {inst:MCU/core/pc_next_reg_reg[0]} .original_name {{core/pc_next_reg[0]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[0]} .single_bit_orig_name {core/pc_next_reg[0]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[0]/Q} .original_name {core/pc_next_reg[0]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[1]} .original_name {{core/pc_next_reg[1]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[1]} .single_bit_orig_name {core/pc_next_reg[1]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[1]/Q} .original_name {core/pc_next_reg[1]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[2]} .original_name {{core/pc_next_reg[2]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[2]} .single_bit_orig_name {core/pc_next_reg[2]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[2]/Q} .original_name {core/pc_next_reg[2]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[3]} .original_name {{core/pc_next_reg[3]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[3]} .single_bit_orig_name {core/pc_next_reg[3]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[3]/Q} .original_name {core/pc_next_reg[3]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[4]} .original_name {{core/pc_next_reg[4]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[4]} .single_bit_orig_name {core/pc_next_reg[4]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[4]/Q} .original_name {core/pc_next_reg[4]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[5]} .original_name {{core/pc_next_reg[5]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[5]} .single_bit_orig_name {core/pc_next_reg[5]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[5]/Q} .original_name {core/pc_next_reg[5]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[6]} .original_name {{core/pc_next_reg[6]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[6]} .single_bit_orig_name {core/pc_next_reg[6]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[6]/Q} .original_name {core/pc_next_reg[6]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[7]} .original_name {{core/pc_next_reg[7]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[7]} .single_bit_orig_name {core/pc_next_reg[7]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[7]/Q} .original_name {core/pc_next_reg[7]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[8]} .original_name {{core/pc_next_reg[8]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[8]} .single_bit_orig_name {core/pc_next_reg[8]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[8]/Q} .original_name {core/pc_next_reg[8]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[9]} .original_name {{core/pc_next_reg[9]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[9]} .single_bit_orig_name {core/pc_next_reg[9]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[9]/Q} .original_name {core/pc_next_reg[9]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[10]} .original_name {{core/pc_next_reg[10]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[10]} .single_bit_orig_name {core/pc_next_reg[10]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[10]/Q} .original_name {core/pc_next_reg[10]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[11]} .original_name {{core/pc_next_reg[11]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[11]} .single_bit_orig_name {core/pc_next_reg[11]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[11]/Q} .original_name {core/pc_next_reg[11]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[12]} .original_name {{core/pc_next_reg[12]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[12]} .single_bit_orig_name {core/pc_next_reg[12]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[12]/Q} .original_name {core/pc_next_reg[12]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[13]} .original_name {{core/pc_next_reg[13]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[13]} .single_bit_orig_name {core/pc_next_reg[13]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[13]/Q} .original_name {core/pc_next_reg[13]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[14]} .original_name {{core/pc_next_reg[14]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[14]} .single_bit_orig_name {core/pc_next_reg[14]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[14]/Q} .original_name {core/pc_next_reg[14]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[15]} .original_name {{core/pc_next_reg[15]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[15]} .single_bit_orig_name {core/pc_next_reg[15]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[15]/Q} .original_name {core/pc_next_reg[15]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[16]} .original_name {{core/pc_next_reg[16]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[16]} .single_bit_orig_name {core/pc_next_reg[16]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[16]/Q} .original_name {core/pc_next_reg[16]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[17]} .original_name {{core/pc_next_reg[17]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[17]} .single_bit_orig_name {core/pc_next_reg[17]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[17]/Q} .original_name {core/pc_next_reg[17]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[18]} .original_name {{core/pc_next_reg[18]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[18]} .single_bit_orig_name {core/pc_next_reg[18]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[18]/Q} .original_name {core/pc_next_reg[18]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[19]} .original_name {{core/pc_next_reg[19]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[19]} .single_bit_orig_name {core/pc_next_reg[19]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[19]/Q} .original_name {core/pc_next_reg[19]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[20]} .original_name {{core/pc_next_reg[20]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[20]} .single_bit_orig_name {core/pc_next_reg[20]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[20]/Q} .original_name {core/pc_next_reg[20]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[21]} .original_name {{core/pc_next_reg[21]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[21]} .single_bit_orig_name {core/pc_next_reg[21]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[21]/Q} .original_name {core/pc_next_reg[21]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[22]} .original_name {{core/pc_next_reg[22]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[22]} .single_bit_orig_name {core/pc_next_reg[22]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[22]/Q} .original_name {core/pc_next_reg[22]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[23]} .original_name {{core/pc_next_reg[23]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[23]} .single_bit_orig_name {core/pc_next_reg[23]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[23]/Q} .original_name {core/pc_next_reg[23]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[24]} .original_name {{core/pc_next_reg[24]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[24]} .single_bit_orig_name {core/pc_next_reg[24]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[24]/Q} .original_name {core/pc_next_reg[24]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[25]} .original_name {{core/pc_next_reg[25]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[25]} .single_bit_orig_name {core/pc_next_reg[25]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[25]/Q} .original_name {core/pc_next_reg[25]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[26]} .original_name {{core/pc_next_reg[26]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[26]} .single_bit_orig_name {core/pc_next_reg[26]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[26]/Q} .original_name {core/pc_next_reg[26]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[27]} .original_name {{core/pc_next_reg[27]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[27]} .single_bit_orig_name {core/pc_next_reg[27]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[27]/Q} .original_name {core/pc_next_reg[27]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[28]} .original_name {{core/pc_next_reg[28]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[28]} .single_bit_orig_name {core/pc_next_reg[28]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[28]/Q} .original_name {core/pc_next_reg[28]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[29]} .original_name {{core/pc_next_reg[29]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[29]} .single_bit_orig_name {core/pc_next_reg[29]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[29]/Q} .original_name {core/pc_next_reg[29]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[30]} .original_name {{core/pc_next_reg[30]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[30]} .single_bit_orig_name {core/pc_next_reg[30]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[30]/Q} .original_name {core/pc_next_reg[30]/q}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[31]} .original_name {{core/pc_next_reg[31]}}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_reg_reg[31]} .single_bit_orig_name {core/pc_next_reg[31]}
set_db -quiet {inst:MCU/core/pc_next_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_reg_reg[31]/Q} .original_name {core/pc_next_reg[31]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[0]} .original_name {{core/pc_next_ret[0]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[0]} .single_bit_orig_name {core/pc_next_ret[0]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[0]/Q} .original_name {core/pc_next_ret[0]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[1]} .original_name {{core/pc_next_ret[1]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[1]} .single_bit_orig_name {core/pc_next_ret[1]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[1]/Q} .original_name {core/pc_next_ret[1]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[2]} .original_name {{core/pc_next_ret[2]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[2]} .single_bit_orig_name {core/pc_next_ret[2]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[2]/Q} .original_name {core/pc_next_ret[2]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[3]} .original_name {{core/pc_next_ret[3]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[3]} .single_bit_orig_name {core/pc_next_ret[3]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[3]/Q} .original_name {core/pc_next_ret[3]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[4]} .original_name {{core/pc_next_ret[4]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[4]} .single_bit_orig_name {core/pc_next_ret[4]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[4]/Q} .original_name {core/pc_next_ret[4]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[5]} .original_name {{core/pc_next_ret[5]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[5]} .single_bit_orig_name {core/pc_next_ret[5]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[5]/Q} .original_name {core/pc_next_ret[5]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[6]} .original_name {{core/pc_next_ret[6]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[6]} .single_bit_orig_name {core/pc_next_ret[6]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[6]/Q} .original_name {core/pc_next_ret[6]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[7]} .original_name {{core/pc_next_ret[7]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[7]} .single_bit_orig_name {core/pc_next_ret[7]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[7]/Q} .original_name {core/pc_next_ret[7]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[8]} .original_name {{core/pc_next_ret[8]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[8]} .single_bit_orig_name {core/pc_next_ret[8]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[8]/Q} .original_name {core/pc_next_ret[8]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[9]} .original_name {{core/pc_next_ret[9]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[9]} .single_bit_orig_name {core/pc_next_ret[9]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[9]/Q} .original_name {core/pc_next_ret[9]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[10]} .original_name {{core/pc_next_ret[10]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[10]} .single_bit_orig_name {core/pc_next_ret[10]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[10]/Q} .original_name {core/pc_next_ret[10]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[11]} .original_name {{core/pc_next_ret[11]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[11]} .single_bit_orig_name {core/pc_next_ret[11]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[11]/Q} .original_name {core/pc_next_ret[11]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[12]} .original_name {{core/pc_next_ret[12]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[12]} .single_bit_orig_name {core/pc_next_ret[12]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[12]/Q} .original_name {core/pc_next_ret[12]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[13]} .original_name {{core/pc_next_ret[13]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[13]} .single_bit_orig_name {core/pc_next_ret[13]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[13]/Q} .original_name {core/pc_next_ret[13]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[14]} .original_name {{core/pc_next_ret[14]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[14]} .single_bit_orig_name {core/pc_next_ret[14]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[14]/Q} .original_name {core/pc_next_ret[14]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[15]} .original_name {{core/pc_next_ret[15]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[15]} .single_bit_orig_name {core/pc_next_ret[15]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[15]/Q} .original_name {core/pc_next_ret[15]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[16]} .original_name {{core/pc_next_ret[16]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[16]} .single_bit_orig_name {core/pc_next_ret[16]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[16]/Q} .original_name {core/pc_next_ret[16]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[17]} .original_name {{core/pc_next_ret[17]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[17]} .single_bit_orig_name {core/pc_next_ret[17]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[17]/Q} .original_name {core/pc_next_ret[17]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[18]} .original_name {{core/pc_next_ret[18]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[18]} .single_bit_orig_name {core/pc_next_ret[18]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[18]/Q} .original_name {core/pc_next_ret[18]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[19]} .original_name {{core/pc_next_ret[19]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[19]} .single_bit_orig_name {core/pc_next_ret[19]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[19]/Q} .original_name {core/pc_next_ret[19]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[20]} .original_name {{core/pc_next_ret[20]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[20]} .single_bit_orig_name {core/pc_next_ret[20]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[20]/Q} .original_name {core/pc_next_ret[20]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[21]} .original_name {{core/pc_next_ret[21]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[21]} .single_bit_orig_name {core/pc_next_ret[21]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[21]/Q} .original_name {core/pc_next_ret[21]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[22]} .original_name {{core/pc_next_ret[22]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[22]} .single_bit_orig_name {core/pc_next_ret[22]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[22]/Q} .original_name {core/pc_next_ret[22]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[23]} .original_name {{core/pc_next_ret[23]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[23]} .single_bit_orig_name {core/pc_next_ret[23]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[23]/Q} .original_name {core/pc_next_ret[23]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[24]} .original_name {{core/pc_next_ret[24]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[24]} .single_bit_orig_name {core/pc_next_ret[24]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[24]/Q} .original_name {core/pc_next_ret[24]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[25]} .original_name {{core/pc_next_ret[25]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[25]} .single_bit_orig_name {core/pc_next_ret[25]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[25]/Q} .original_name {core/pc_next_ret[25]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[26]} .original_name {{core/pc_next_ret[26]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[26]} .single_bit_orig_name {core/pc_next_ret[26]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[26]/Q} .original_name {core/pc_next_ret[26]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[27]} .original_name {{core/pc_next_ret[27]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[27]} .single_bit_orig_name {core/pc_next_ret[27]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[27]/Q} .original_name {core/pc_next_ret[27]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[28]} .original_name {{core/pc_next_ret[28]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[28]} .single_bit_orig_name {core/pc_next_ret[28]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[28]/Q} .original_name {core/pc_next_ret[28]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[29]} .original_name {{core/pc_next_ret[29]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[29]} .single_bit_orig_name {core/pc_next_ret[29]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[29]/Q} .original_name {core/pc_next_ret[29]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[30]} .original_name {{core/pc_next_ret[30]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[30]} .single_bit_orig_name {core/pc_next_ret[30]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[30]/Q} .original_name {core/pc_next_ret[30]/q}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[31]} .original_name {{core/pc_next_ret[31]}}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_ret_reg[31]} .single_bit_orig_name {core/pc_next_ret[31]}
set_db -quiet {inst:MCU/core/pc_next_ret_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_ret_reg[31]/Q} .original_name {core/pc_next_ret[31]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[0]} .original_name {{core/pc_next_trad_reg[0]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[0]} .single_bit_orig_name {core/pc_next_trad_reg[0]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[0]/Q} .original_name {core/pc_next_trad_reg[0]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[1]} .original_name {{core/pc_next_trad_reg[1]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[1]} .single_bit_orig_name {core/pc_next_trad_reg[1]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[1]/Q} .original_name {core/pc_next_trad_reg[1]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[2]} .original_name {{core/pc_next_trad_reg[2]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[2]} .single_bit_orig_name {core/pc_next_trad_reg[2]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[2]/Q} .original_name {core/pc_next_trad_reg[2]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[3]} .original_name {{core/pc_next_trad_reg[3]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[3]} .single_bit_orig_name {core/pc_next_trad_reg[3]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[3]/Q} .original_name {core/pc_next_trad_reg[3]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[4]} .original_name {{core/pc_next_trad_reg[4]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[4]} .single_bit_orig_name {core/pc_next_trad_reg[4]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[4]/Q} .original_name {core/pc_next_trad_reg[4]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[5]} .original_name {{core/pc_next_trad_reg[5]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[5]} .single_bit_orig_name {core/pc_next_trad_reg[5]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[5]/Q} .original_name {core/pc_next_trad_reg[5]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[6]} .original_name {{core/pc_next_trad_reg[6]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[6]} .single_bit_orig_name {core/pc_next_trad_reg[6]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[6]/Q} .original_name {core/pc_next_trad_reg[6]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[7]} .original_name {{core/pc_next_trad_reg[7]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[7]} .single_bit_orig_name {core/pc_next_trad_reg[7]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[7]/Q} .original_name {core/pc_next_trad_reg[7]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[8]} .original_name {{core/pc_next_trad_reg[8]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[8]} .single_bit_orig_name {core/pc_next_trad_reg[8]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[8]/Q} .original_name {core/pc_next_trad_reg[8]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[9]} .original_name {{core/pc_next_trad_reg[9]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[9]} .single_bit_orig_name {core/pc_next_trad_reg[9]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[9]/Q} .original_name {core/pc_next_trad_reg[9]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[10]} .original_name {{core/pc_next_trad_reg[10]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[10]} .single_bit_orig_name {core/pc_next_trad_reg[10]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[10]/Q} .original_name {core/pc_next_trad_reg[10]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[11]} .original_name {{core/pc_next_trad_reg[11]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[11]} .single_bit_orig_name {core/pc_next_trad_reg[11]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[11]/Q} .original_name {core/pc_next_trad_reg[11]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[12]} .original_name {{core/pc_next_trad_reg[12]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[12]} .single_bit_orig_name {core/pc_next_trad_reg[12]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[12]/Q} .original_name {core/pc_next_trad_reg[12]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[13]} .original_name {{core/pc_next_trad_reg[13]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[13]} .single_bit_orig_name {core/pc_next_trad_reg[13]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[13]/Q} .original_name {core/pc_next_trad_reg[13]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[14]} .original_name {{core/pc_next_trad_reg[14]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[14]} .single_bit_orig_name {core/pc_next_trad_reg[14]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[14]/Q} .original_name {core/pc_next_trad_reg[14]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[15]} .original_name {{core/pc_next_trad_reg[15]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[15]} .single_bit_orig_name {core/pc_next_trad_reg[15]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[15]/Q} .original_name {core/pc_next_trad_reg[15]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[16]} .original_name {{core/pc_next_trad_reg[16]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[16]} .single_bit_orig_name {core/pc_next_trad_reg[16]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[16]/Q} .original_name {core/pc_next_trad_reg[16]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[17]} .original_name {{core/pc_next_trad_reg[17]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[17]} .single_bit_orig_name {core/pc_next_trad_reg[17]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[17]/Q} .original_name {core/pc_next_trad_reg[17]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[18]} .original_name {{core/pc_next_trad_reg[18]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[18]} .single_bit_orig_name {core/pc_next_trad_reg[18]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[18]/Q} .original_name {core/pc_next_trad_reg[18]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[19]} .original_name {{core/pc_next_trad_reg[19]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[19]} .single_bit_orig_name {core/pc_next_trad_reg[19]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[19]/Q} .original_name {core/pc_next_trad_reg[19]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[20]} .original_name {{core/pc_next_trad_reg[20]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[20]} .single_bit_orig_name {core/pc_next_trad_reg[20]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[20]/Q} .original_name {core/pc_next_trad_reg[20]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[21]} .original_name {{core/pc_next_trad_reg[21]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[21]} .single_bit_orig_name {core/pc_next_trad_reg[21]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[21]/Q} .original_name {core/pc_next_trad_reg[21]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[22]} .original_name {{core/pc_next_trad_reg[22]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[22]} .single_bit_orig_name {core/pc_next_trad_reg[22]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[22]/Q} .original_name {core/pc_next_trad_reg[22]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[23]} .original_name {{core/pc_next_trad_reg[23]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[23]} .single_bit_orig_name {core/pc_next_trad_reg[23]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[23]/Q} .original_name {core/pc_next_trad_reg[23]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[24]} .original_name {{core/pc_next_trad_reg[24]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[24]} .single_bit_orig_name {core/pc_next_trad_reg[24]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[24]/Q} .original_name {core/pc_next_trad_reg[24]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[25]} .original_name {{core/pc_next_trad_reg[25]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[25]} .single_bit_orig_name {core/pc_next_trad_reg[25]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[25]/Q} .original_name {core/pc_next_trad_reg[25]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[26]} .original_name {{core/pc_next_trad_reg[26]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[26]} .single_bit_orig_name {core/pc_next_trad_reg[26]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[26]/Q} .original_name {core/pc_next_trad_reg[26]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[27]} .original_name {{core/pc_next_trad_reg[27]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[27]} .single_bit_orig_name {core/pc_next_trad_reg[27]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[27]/Q} .original_name {core/pc_next_trad_reg[27]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[28]} .original_name {{core/pc_next_trad_reg[28]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[28]} .single_bit_orig_name {core/pc_next_trad_reg[28]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[28]/Q} .original_name {core/pc_next_trad_reg[28]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[29]} .original_name {{core/pc_next_trad_reg[29]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[29]} .single_bit_orig_name {core/pc_next_trad_reg[29]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[29]/Q} .original_name {core/pc_next_trad_reg[29]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[30]} .original_name {{core/pc_next_trad_reg[30]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[30]} .single_bit_orig_name {core/pc_next_trad_reg[30]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[30]/Q} .original_name {core/pc_next_trad_reg[30]/q}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[31]} .original_name {{core/pc_next_trad_reg[31]}}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[31]} .single_bit_orig_name {core/pc_next_trad_reg[31]}
set_db -quiet {inst:MCU/core/pc_next_trad_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_next_trad_reg_reg[31]/Q} .original_name {core/pc_next_trad_reg[31]/q}
set_db -quiet {inst:MCU/core/pc_reg[0]} .original_name {{core/pc[0]}}
set_db -quiet {inst:MCU/core/pc_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[0]} .single_bit_orig_name {core/pc[0]}
set_db -quiet {inst:MCU/core/pc_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[0]/Q} .original_name {core/pc[0]/q}
set_db -quiet {inst:MCU/core/pc_reg[1]} .original_name {{core/pc[1]}}
set_db -quiet {inst:MCU/core/pc_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[1]} .single_bit_orig_name {core/pc[1]}
set_db -quiet {inst:MCU/core/pc_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[1]/Q} .original_name {core/pc[1]/q}
set_db -quiet {inst:MCU/core/pc_reg[2]} .original_name {{core/pc[2]}}
set_db -quiet {inst:MCU/core/pc_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[2]} .single_bit_orig_name {core/pc[2]}
set_db -quiet {inst:MCU/core/pc_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[2]/Q} .original_name {core/pc[2]/q}
set_db -quiet {inst:MCU/core/pc_reg[3]} .original_name {{core/pc[3]}}
set_db -quiet {inst:MCU/core/pc_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[3]} .single_bit_orig_name {core/pc[3]}
set_db -quiet {inst:MCU/core/pc_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[3]/Q} .original_name {core/pc[3]/q}
set_db -quiet {inst:MCU/core/pc_reg[4]} .original_name {{core/pc[4]}}
set_db -quiet {inst:MCU/core/pc_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[4]} .single_bit_orig_name {core/pc[4]}
set_db -quiet {inst:MCU/core/pc_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[4]/Q} .original_name {core/pc[4]/q}
set_db -quiet {inst:MCU/core/pc_reg[5]} .original_name {{core/pc[5]}}
set_db -quiet {inst:MCU/core/pc_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[5]} .single_bit_orig_name {core/pc[5]}
set_db -quiet {inst:MCU/core/pc_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[5]/Q} .original_name {core/pc[5]/q}
set_db -quiet {inst:MCU/core/pc_reg[6]} .original_name {{core/pc[6]}}
set_db -quiet {inst:MCU/core/pc_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[6]} .single_bit_orig_name {core/pc[6]}
set_db -quiet {inst:MCU/core/pc_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[6]/Q} .original_name {core/pc[6]/q}
set_db -quiet {inst:MCU/core/pc_reg[7]} .original_name {{core/pc[7]}}
set_db -quiet {inst:MCU/core/pc_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[7]} .single_bit_orig_name {core/pc[7]}
set_db -quiet {inst:MCU/core/pc_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[7]/Q} .original_name {core/pc[7]/q}
set_db -quiet {inst:MCU/core/pc_reg[8]} .original_name {{core/pc[8]}}
set_db -quiet {inst:MCU/core/pc_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[8]} .single_bit_orig_name {core/pc[8]}
set_db -quiet {inst:MCU/core/pc_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[8]/Q} .original_name {core/pc[8]/q}
set_db -quiet {inst:MCU/core/pc_reg[9]} .original_name {{core/pc[9]}}
set_db -quiet {inst:MCU/core/pc_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[9]} .single_bit_orig_name {core/pc[9]}
set_db -quiet {inst:MCU/core/pc_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[9]/Q} .original_name {core/pc[9]/q}
set_db -quiet {inst:MCU/core/pc_reg[10]} .original_name {{core/pc[10]}}
set_db -quiet {inst:MCU/core/pc_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[10]} .single_bit_orig_name {core/pc[10]}
set_db -quiet {inst:MCU/core/pc_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[10]/Q} .original_name {core/pc[10]/q}
set_db -quiet {inst:MCU/core/pc_reg[11]} .original_name {{core/pc[11]}}
set_db -quiet {inst:MCU/core/pc_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[11]} .single_bit_orig_name {core/pc[11]}
set_db -quiet {inst:MCU/core/pc_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[11]/Q} .original_name {core/pc[11]/q}
set_db -quiet {inst:MCU/core/pc_reg[12]} .original_name {{core/pc[12]}}
set_db -quiet {inst:MCU/core/pc_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[12]} .single_bit_orig_name {core/pc[12]}
set_db -quiet {inst:MCU/core/pc_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[12]/Q} .original_name {core/pc[12]/q}
set_db -quiet {inst:MCU/core/pc_reg[13]} .original_name {{core/pc[13]}}
set_db -quiet {inst:MCU/core/pc_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[13]} .single_bit_orig_name {core/pc[13]}
set_db -quiet {inst:MCU/core/pc_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[13]/Q} .original_name {core/pc[13]/q}
set_db -quiet {inst:MCU/core/pc_reg[14]} .original_name {{core/pc[14]}}
set_db -quiet {inst:MCU/core/pc_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[14]} .single_bit_orig_name {core/pc[14]}
set_db -quiet {inst:MCU/core/pc_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[14]/Q} .original_name {core/pc[14]/q}
set_db -quiet {inst:MCU/core/pc_reg[15]} .original_name {{core/pc[15]}}
set_db -quiet {inst:MCU/core/pc_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[15]} .single_bit_orig_name {core/pc[15]}
set_db -quiet {inst:MCU/core/pc_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[15]/Q} .original_name {core/pc[15]/q}
set_db -quiet {inst:MCU/core/pc_reg[16]} .original_name {{core/pc[16]}}
set_db -quiet {inst:MCU/core/pc_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[16]} .single_bit_orig_name {core/pc[16]}
set_db -quiet {inst:MCU/core/pc_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[16]/Q} .original_name {core/pc[16]/q}
set_db -quiet {inst:MCU/core/pc_reg[17]} .original_name {{core/pc[17]}}
set_db -quiet {inst:MCU/core/pc_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[17]} .single_bit_orig_name {core/pc[17]}
set_db -quiet {inst:MCU/core/pc_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[17]/Q} .original_name {core/pc[17]/q}
set_db -quiet {inst:MCU/core/pc_reg[18]} .original_name {{core/pc[18]}}
set_db -quiet {inst:MCU/core/pc_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[18]} .single_bit_orig_name {core/pc[18]}
set_db -quiet {inst:MCU/core/pc_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[18]/Q} .original_name {core/pc[18]/q}
set_db -quiet {inst:MCU/core/pc_reg[19]} .original_name {{core/pc[19]}}
set_db -quiet {inst:MCU/core/pc_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[19]} .single_bit_orig_name {core/pc[19]}
set_db -quiet {inst:MCU/core/pc_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[19]/Q} .original_name {core/pc[19]/q}
set_db -quiet {inst:MCU/core/pc_reg[20]} .original_name {{core/pc[20]}}
set_db -quiet {inst:MCU/core/pc_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[20]} .single_bit_orig_name {core/pc[20]}
set_db -quiet {inst:MCU/core/pc_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[20]/Q} .original_name {core/pc[20]/q}
set_db -quiet {inst:MCU/core/pc_reg[21]} .original_name {{core/pc[21]}}
set_db -quiet {inst:MCU/core/pc_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[21]} .single_bit_orig_name {core/pc[21]}
set_db -quiet {inst:MCU/core/pc_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[21]/Q} .original_name {core/pc[21]/q}
set_db -quiet {inst:MCU/core/pc_reg[22]} .original_name {{core/pc[22]}}
set_db -quiet {inst:MCU/core/pc_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[22]} .single_bit_orig_name {core/pc[22]}
set_db -quiet {inst:MCU/core/pc_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[22]/Q} .original_name {core/pc[22]/q}
set_db -quiet {inst:MCU/core/pc_reg[23]} .original_name {{core/pc[23]}}
set_db -quiet {inst:MCU/core/pc_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[23]} .single_bit_orig_name {core/pc[23]}
set_db -quiet {inst:MCU/core/pc_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[23]/Q} .original_name {core/pc[23]/q}
set_db -quiet {inst:MCU/core/pc_reg[24]} .original_name {{core/pc[24]}}
set_db -quiet {inst:MCU/core/pc_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[24]} .single_bit_orig_name {core/pc[24]}
set_db -quiet {inst:MCU/core/pc_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[24]/Q} .original_name {core/pc[24]/q}
set_db -quiet {inst:MCU/core/pc_reg[25]} .original_name {{core/pc[25]}}
set_db -quiet {inst:MCU/core/pc_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[25]} .single_bit_orig_name {core/pc[25]}
set_db -quiet {inst:MCU/core/pc_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[25]/Q} .original_name {core/pc[25]/q}
set_db -quiet {inst:MCU/core/pc_reg[26]} .original_name {{core/pc[26]}}
set_db -quiet {inst:MCU/core/pc_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[26]} .single_bit_orig_name {core/pc[26]}
set_db -quiet {inst:MCU/core/pc_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[26]/Q} .original_name {core/pc[26]/q}
set_db -quiet {inst:MCU/core/pc_reg[27]} .original_name {{core/pc[27]}}
set_db -quiet {inst:MCU/core/pc_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[27]} .single_bit_orig_name {core/pc[27]}
set_db -quiet {inst:MCU/core/pc_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[27]/Q} .original_name {core/pc[27]/q}
set_db -quiet {inst:MCU/core/pc_reg[28]} .original_name {{core/pc[28]}}
set_db -quiet {inst:MCU/core/pc_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[28]} .single_bit_orig_name {core/pc[28]}
set_db -quiet {inst:MCU/core/pc_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[28]/Q} .original_name {core/pc[28]/q}
set_db -quiet {inst:MCU/core/pc_reg[29]} .original_name {{core/pc[29]}}
set_db -quiet {inst:MCU/core/pc_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[29]} .single_bit_orig_name {core/pc[29]}
set_db -quiet {inst:MCU/core/pc_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[29]/Q} .original_name {core/pc[29]/q}
set_db -quiet {inst:MCU/core/pc_reg[30]} .original_name {{core/pc[30]}}
set_db -quiet {inst:MCU/core/pc_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[30]} .single_bit_orig_name {core/pc[30]}
set_db -quiet {inst:MCU/core/pc_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[30]/Q} .original_name {core/pc[30]/q}
set_db -quiet {inst:MCU/core/pc_reg[31]} .original_name {{core/pc[31]}}
set_db -quiet {inst:MCU/core/pc_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/pc_reg[31]} .single_bit_orig_name {core/pc[31]}
set_db -quiet {inst:MCU/core/pc_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/pc_reg[31]/Q} .original_name {core/pc[31]/q}
set_db -quiet inst:MCU/core/reg_write_dp_reg .original_name core/reg_write_dp
set_db -quiet inst:MCU/core/reg_write_dp_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/reg_write_dp_reg .single_bit_orig_name core/reg_write_dp
set_db -quiet inst:MCU/core/reg_write_dp_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/reg_write_dp_reg/Q .original_name core/reg_write_dp/q
set_db -quiet inst:MCU/core/repeat_if_reg .original_name core/repeat_if
set_db -quiet inst:MCU/core/repeat_if_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/repeat_if_reg .single_bit_orig_name core/repeat_if
set_db -quiet inst:MCU/core/repeat_if_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/repeat_if_reg/Q .original_name core/repeat_if/q
set_db -quiet inst:MCU/core/reservation_valid_reg .original_name core/reservation_valid
set_db -quiet inst:MCU/core/reservation_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/reservation_valid_reg .single_bit_orig_name core/reservation_valid
set_db -quiet inst:MCU/core/reservation_valid_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/reservation_valid_reg/Q .original_name core/reservation_valid/q
set_db -quiet inst:MCU/core/sleep_cpu_reg .original_name core/sleep_cpu
set_db -quiet inst:MCU/core/sleep_cpu_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/sleep_cpu_reg .single_bit_orig_name core/sleep_cpu
set_db -quiet inst:MCU/core/sleep_cpu_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/sleep_cpu_reg/Q .original_name core/sleep_cpu/q
set_db -quiet {inst:MCU/core/sp_write_data_reg[23]} .original_name {{core/sp_write_data[23]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[23]} .single_bit_orig_name {core/sp_write_data[23]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[23]/Q} .original_name {core/sp_write_data[23]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[11]} .original_name {{core/sp_write_data[11]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[11]} .single_bit_orig_name {core/sp_write_data[11]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[11]/Q} .original_name {core/sp_write_data[11]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[12]} .original_name {{core/sp_write_data[12]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[12]} .single_bit_orig_name {core/sp_write_data[12]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[12]/Q} .original_name {core/sp_write_data[12]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[13]} .original_name {{core/sp_write_data[13]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[13]} .single_bit_orig_name {core/sp_write_data[13]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[13]/Q} .original_name {core/sp_write_data[13]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[14]} .original_name {{core/sp_write_data[14]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[14]} .single_bit_orig_name {core/sp_write_data[14]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[14]/Q} .original_name {core/sp_write_data[14]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[15]} .original_name {{core/sp_write_data[15]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[15]} .single_bit_orig_name {core/sp_write_data[15]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[15]/Q} .original_name {core/sp_write_data[15]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[16]} .original_name {{core/sp_write_data[16]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[16]} .single_bit_orig_name {core/sp_write_data[16]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[16]/Q} .original_name {core/sp_write_data[16]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[17]} .original_name {{core/sp_write_data[17]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[17]} .single_bit_orig_name {core/sp_write_data[17]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[17]/Q} .original_name {core/sp_write_data[17]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[18]} .original_name {{core/sp_write_data[18]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[18]} .single_bit_orig_name {core/sp_write_data[18]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[18]/Q} .original_name {core/sp_write_data[18]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[19]} .original_name {{core/sp_write_data[19]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[19]} .single_bit_orig_name {core/sp_write_data[19]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[19]/Q} .original_name {core/sp_write_data[19]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[20]} .original_name {{core/sp_write_data[20]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[20]} .single_bit_orig_name {core/sp_write_data[20]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[20]/Q} .original_name {core/sp_write_data[20]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[21]} .original_name {{core/sp_write_data[21]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[21]} .single_bit_orig_name {core/sp_write_data[21]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[21]/Q} .original_name {core/sp_write_data[21]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[22]} .original_name {{core/sp_write_data[22]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[22]} .single_bit_orig_name {core/sp_write_data[22]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[22]/Q} .original_name {core/sp_write_data[22]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[3]} .original_name {{core/sp_write_data[3]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[3]} .single_bit_orig_name {core/sp_write_data[3]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[3]/Q} .original_name {core/sp_write_data[3]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[31]} .original_name {{core/sp_write_data[31]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[31]} .single_bit_orig_name {core/sp_write_data[31]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[31]/Q} .original_name {core/sp_write_data[31]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[25]} .original_name {{core/sp_write_data[25]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[25]} .single_bit_orig_name {core/sp_write_data[25]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[25]/Q} .original_name {core/sp_write_data[25]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[26]} .original_name {{core/sp_write_data[26]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[26]} .single_bit_orig_name {core/sp_write_data[26]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[26]/Q} .original_name {core/sp_write_data[26]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[27]} .original_name {{core/sp_write_data[27]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[27]} .single_bit_orig_name {core/sp_write_data[27]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[27]/Q} .original_name {core/sp_write_data[27]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[28]} .original_name {{core/sp_write_data[28]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[28]} .single_bit_orig_name {core/sp_write_data[28]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[28]/Q} .original_name {core/sp_write_data[28]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[29]} .original_name {{core/sp_write_data[29]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[29]} .single_bit_orig_name {core/sp_write_data[29]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[29]/Q} .original_name {core/sp_write_data[29]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[30]} .original_name {{core/sp_write_data[30]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[30]} .single_bit_orig_name {core/sp_write_data[30]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[30]/Q} .original_name {core/sp_write_data[30]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[24]} .original_name {{core/sp_write_data[24]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[24]} .single_bit_orig_name {core/sp_write_data[24]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[24]/Q} .original_name {core/sp_write_data[24]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[4]} .original_name {{core/sp_write_data[4]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[4]} .single_bit_orig_name {core/sp_write_data[4]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[4]/Q} .original_name {core/sp_write_data[4]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[5]} .original_name {{core/sp_write_data[5]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[5]} .single_bit_orig_name {core/sp_write_data[5]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[5]/Q} .original_name {core/sp_write_data[5]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[6]} .original_name {{core/sp_write_data[6]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[6]} .single_bit_orig_name {core/sp_write_data[6]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[6]/Q} .original_name {core/sp_write_data[6]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[7]} .original_name {{core/sp_write_data[7]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[7]} .single_bit_orig_name {core/sp_write_data[7]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[7]/Q} .original_name {core/sp_write_data[7]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[8]} .original_name {{core/sp_write_data[8]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[8]} .single_bit_orig_name {core/sp_write_data[8]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[8]/Q} .original_name {core/sp_write_data[8]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[9]} .original_name {{core/sp_write_data[9]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[9]} .single_bit_orig_name {core/sp_write_data[9]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[9]/Q} .original_name {core/sp_write_data[9]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[10]} .original_name {{core/sp_write_data[10]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[10]} .single_bit_orig_name {core/sp_write_data[10]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[10]/Q} .original_name {core/sp_write_data[10]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[1]} .original_name {{core/sp_write_data[1]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[1]} .single_bit_orig_name {core/sp_write_data[1]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[1]/Q} .original_name {core/sp_write_data[1]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[2]} .original_name {{core/sp_write_data[2]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[2]} .single_bit_orig_name {core/sp_write_data[2]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[2]/Q} .original_name {core/sp_write_data[2]/q}
set_db -quiet {inst:MCU/core/sp_write_data_reg[0]} .original_name {{core/sp_write_data[0]}}
set_db -quiet {inst:MCU/core/sp_write_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/sp_write_data_reg[0]} .single_bit_orig_name {core/sp_write_data[0]}
set_db -quiet {inst:MCU/core/sp_write_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/sp_write_data_reg[0]/Q} .original_name {core/sp_write_data[0]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[0]} .original_name {{core/amo_write_data[0]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[0]} .single_bit_orig_name {core/amo_write_data[0]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[0]/Q} .original_name {core/amo_write_data[0]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[1]} .original_name {{core/amo_write_data[1]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[1]} .single_bit_orig_name {core/amo_write_data[1]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[1]/Q} .original_name {core/amo_write_data[1]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[2]} .original_name {{core/amo_write_data[2]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[2]} .single_bit_orig_name {core/amo_write_data[2]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[2]/Q} .original_name {core/amo_write_data[2]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[3]} .original_name {{core/amo_write_data[3]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[3]} .single_bit_orig_name {core/amo_write_data[3]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[3]/Q} .original_name {core/amo_write_data[3]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[4]} .original_name {{core/amo_write_data[4]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[4]} .single_bit_orig_name {core/amo_write_data[4]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[4]/Q} .original_name {core/amo_write_data[4]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[5]} .original_name {{core/amo_write_data[5]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[5]} .single_bit_orig_name {core/amo_write_data[5]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[5]/Q} .original_name {core/amo_write_data[5]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[6]} .original_name {{core/amo_write_data[6]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[6]} .single_bit_orig_name {core/amo_write_data[6]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[6]/Q} .original_name {core/amo_write_data[6]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[7]} .original_name {{core/amo_write_data[7]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[7]} .single_bit_orig_name {core/amo_write_data[7]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[7]/Q} .original_name {core/amo_write_data[7]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[8]} .original_name {{core/amo_write_data[8]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[8]} .single_bit_orig_name {core/amo_write_data[8]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[8]/Q} .original_name {core/amo_write_data[8]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[9]} .original_name {{core/amo_write_data[9]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[9]} .single_bit_orig_name {core/amo_write_data[9]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[9]/Q} .original_name {core/amo_write_data[9]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[10]} .original_name {{core/amo_write_data[10]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[10]} .single_bit_orig_name {core/amo_write_data[10]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[10]/Q} .original_name {core/amo_write_data[10]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[11]} .original_name {{core/amo_write_data[11]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[11]} .single_bit_orig_name {core/amo_write_data[11]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[11]/Q} .original_name {core/amo_write_data[11]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[12]} .original_name {{core/amo_write_data[12]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[12]} .single_bit_orig_name {core/amo_write_data[12]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[12]/Q} .original_name {core/amo_write_data[12]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[13]} .original_name {{core/amo_write_data[13]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[13]} .single_bit_orig_name {core/amo_write_data[13]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[13]/Q} .original_name {core/amo_write_data[13]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[14]} .original_name {{core/amo_write_data[14]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[14]} .single_bit_orig_name {core/amo_write_data[14]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[14]/Q} .original_name {core/amo_write_data[14]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[15]} .original_name {{core/amo_write_data[15]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[15]} .single_bit_orig_name {core/amo_write_data[15]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[15]/Q} .original_name {core/amo_write_data[15]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[16]} .original_name {{core/amo_write_data[16]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[16]} .single_bit_orig_name {core/amo_write_data[16]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[16]/Q} .original_name {core/amo_write_data[16]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[17]} .original_name {{core/amo_write_data[17]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[17]} .single_bit_orig_name {core/amo_write_data[17]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[17]/Q} .original_name {core/amo_write_data[17]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[18]} .original_name {{core/amo_write_data[18]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[18]} .single_bit_orig_name {core/amo_write_data[18]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[18]/Q} .original_name {core/amo_write_data[18]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[19]} .original_name {{core/amo_write_data[19]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[19]} .single_bit_orig_name {core/amo_write_data[19]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[19]/Q} .original_name {core/amo_write_data[19]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[20]} .original_name {{core/amo_write_data[20]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[20]} .single_bit_orig_name {core/amo_write_data[20]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[20]/Q} .original_name {core/amo_write_data[20]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[21]} .original_name {{core/amo_write_data[21]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[21]} .single_bit_orig_name {core/amo_write_data[21]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[21]/Q} .original_name {core/amo_write_data[21]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[22]} .original_name {{core/amo_write_data[22]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[22]} .single_bit_orig_name {core/amo_write_data[22]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[22]/Q} .original_name {core/amo_write_data[22]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[23]} .original_name {{core/amo_write_data[23]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[23]} .single_bit_orig_name {core/amo_write_data[23]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[23]/Q} .original_name {core/amo_write_data[23]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[24]} .original_name {{core/amo_write_data[24]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[24]} .single_bit_orig_name {core/amo_write_data[24]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[24]/Q} .original_name {core/amo_write_data[24]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[25]} .original_name {{core/amo_write_data[25]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[25]} .single_bit_orig_name {core/amo_write_data[25]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[25]/Q} .original_name {core/amo_write_data[25]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[26]} .original_name {{core/amo_write_data[26]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[26]} .single_bit_orig_name {core/amo_write_data[26]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[26]/Q} .original_name {core/amo_write_data[26]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[27]} .original_name {{core/amo_write_data[27]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[27]} .single_bit_orig_name {core/amo_write_data[27]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[27]/Q} .original_name {core/amo_write_data[27]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[28]} .original_name {{core/amo_write_data[28]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[28]} .single_bit_orig_name {core/amo_write_data[28]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[28]/Q} .original_name {core/amo_write_data[28]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[29]} .original_name {{core/amo_write_data[29]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[29]} .single_bit_orig_name {core/amo_write_data[29]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[29]/Q} .original_name {core/amo_write_data[29]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[30]} .original_name {{core/amo_write_data[30]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[30]} .single_bit_orig_name {core/amo_write_data[30]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[30]/Q} .original_name {core/amo_write_data[30]/q}
set_db -quiet {inst:MCU/core/amo_write_data_reg[31]} .original_name {{core/amo_write_data[31]}}
set_db -quiet {inst:MCU/core/amo_write_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/amo_write_data_reg[31]} .single_bit_orig_name {core/amo_write_data[31]}
set_db -quiet {inst:MCU/core/amo_write_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/amo_write_data_reg[31]/Q} .original_name {core/amo_write_data[31]/q}
set_db -quiet inst:MCU/core/irq_restore_ack_reg .original_name core/irq_restore_ack
set_db -quiet inst:MCU/core/irq_restore_ack_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/irq_restore_ack_reg .single_bit_orig_name core/irq_restore_ack
set_db -quiet inst:MCU/core/irq_restore_ack_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/irq_restore_ack_reg/Q .original_name core/irq_restore_ack/q
set_db -quiet inst:MCU/core/pc_next_ret_ltch_reg .original_name core/pc_next_ret_ltch
set_db -quiet inst:MCU/core/pc_next_ret_ltch_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/core/pc_next_ret_ltch_reg .single_bit_orig_name core/pc_next_ret_ltch
set_db -quiet inst:MCU/core/pc_next_ret_ltch_reg .gint_phase_inversion false
set_db -quiet pin:MCU/core/pc_next_ret_ltch_reg/Q .original_name core/pc_next_ret_ltch/q
set_db -quiet {inst:MCU/core/reservation_addr_reg[0]} .original_name {{core/reservation_addr[0]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[0]} .single_bit_orig_name {core/reservation_addr[0]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[0]/Q} .original_name {core/reservation_addr[0]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[1]} .original_name {{core/reservation_addr[1]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[1]} .single_bit_orig_name {core/reservation_addr[1]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[1]/QN} .original_name {core/reservation_addr[1]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[2]} .original_name {{core/reservation_addr[2]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[2]} .single_bit_orig_name {core/reservation_addr[2]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[2]/Q} .original_name {core/reservation_addr[2]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[3]} .original_name {{core/reservation_addr[3]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[3]} .single_bit_orig_name {core/reservation_addr[3]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[3]/QN} .original_name {core/reservation_addr[3]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[4]} .original_name {{core/reservation_addr[4]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[4]} .single_bit_orig_name {core/reservation_addr[4]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[4]/QN} .original_name {core/reservation_addr[4]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[5]} .original_name {{core/reservation_addr[5]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[5]} .single_bit_orig_name {core/reservation_addr[5]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[5]/QN} .original_name {core/reservation_addr[5]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[6]} .original_name {{core/reservation_addr[6]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[6]} .single_bit_orig_name {core/reservation_addr[6]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[6]/QN} .original_name {core/reservation_addr[6]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[7]} .original_name {{core/reservation_addr[7]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[7]} .single_bit_orig_name {core/reservation_addr[7]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[7]/QN} .original_name {core/reservation_addr[7]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[8]} .original_name {{core/reservation_addr[8]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[8]} .single_bit_orig_name {core/reservation_addr[8]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[8]/Q} .original_name {core/reservation_addr[8]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[9]} .original_name {{core/reservation_addr[9]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[9]} .single_bit_orig_name {core/reservation_addr[9]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[9]/QN} .original_name {core/reservation_addr[9]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[10]} .original_name {{core/reservation_addr[10]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[10]} .single_bit_orig_name {core/reservation_addr[10]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[10]/Q} .original_name {core/reservation_addr[10]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[11]} .original_name {{core/reservation_addr[11]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[11]} .single_bit_orig_name {core/reservation_addr[11]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[11]/QN} .original_name {core/reservation_addr[11]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[12]} .original_name {{core/reservation_addr[12]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[12]} .single_bit_orig_name {core/reservation_addr[12]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[12]/Q} .original_name {core/reservation_addr[12]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[13]} .original_name {{core/reservation_addr[13]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[13]} .single_bit_orig_name {core/reservation_addr[13]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[13]/QN} .original_name {core/reservation_addr[13]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[14]} .original_name {{core/reservation_addr[14]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[14]} .single_bit_orig_name {core/reservation_addr[14]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[14]/Q} .original_name {core/reservation_addr[14]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[15]} .original_name {{core/reservation_addr[15]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[15]} .single_bit_orig_name {core/reservation_addr[15]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[15]/QN} .original_name {core/reservation_addr[15]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[16]} .original_name {{core/reservation_addr[16]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[16]} .single_bit_orig_name {core/reservation_addr[16]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[16]/Q} .original_name {core/reservation_addr[16]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[17]} .original_name {{core/reservation_addr[17]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[17]} .single_bit_orig_name {core/reservation_addr[17]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[17]/QN} .original_name {core/reservation_addr[17]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[18]} .original_name {{core/reservation_addr[18]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[18]} .single_bit_orig_name {core/reservation_addr[18]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[18]/Q} .original_name {core/reservation_addr[18]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[19]} .original_name {{core/reservation_addr[19]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[19]} .single_bit_orig_name {core/reservation_addr[19]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[19]/QN} .original_name {core/reservation_addr[19]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[20]} .original_name {{core/reservation_addr[20]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[20]} .single_bit_orig_name {core/reservation_addr[20]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[20]/QN} .original_name {core/reservation_addr[20]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[21]} .original_name {{core/reservation_addr[21]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[21]} .single_bit_orig_name {core/reservation_addr[21]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[21]/Q} .original_name {core/reservation_addr[21]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[22]} .original_name {{core/reservation_addr[22]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[22]} .single_bit_orig_name {core/reservation_addr[22]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[22]/QN} .original_name {core/reservation_addr[22]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[23]} .original_name {{core/reservation_addr[23]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[23]} .single_bit_orig_name {core/reservation_addr[23]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[23]/Q} .original_name {core/reservation_addr[23]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[24]} .original_name {{core/reservation_addr[24]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[24]} .single_bit_orig_name {core/reservation_addr[24]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[24]/Q} .original_name {core/reservation_addr[24]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[25]} .original_name {{core/reservation_addr[25]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[25]} .single_bit_orig_name {core/reservation_addr[25]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[25]/QN} .original_name {core/reservation_addr[25]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[26]} .original_name {{core/reservation_addr[26]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[26]} .single_bit_orig_name {core/reservation_addr[26]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[26]/Q} .original_name {core/reservation_addr[26]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[27]} .original_name {{core/reservation_addr[27]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[27]} .single_bit_orig_name {core/reservation_addr[27]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[27]/QN} .original_name {core/reservation_addr[27]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[28]} .original_name {{core/reservation_addr[28]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[28]} .single_bit_orig_name {core/reservation_addr[28]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[28]/Q} .original_name {core/reservation_addr[28]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[29]} .original_name {{core/reservation_addr[29]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[29]} .single_bit_orig_name {core/reservation_addr[29]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[29]/QN} .original_name {core/reservation_addr[29]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[30]} .original_name {{core/reservation_addr[30]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[30]} .single_bit_orig_name {core/reservation_addr[30]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[30]/Q} .original_name {core/reservation_addr[30]/q}
set_db -quiet {inst:MCU/core/reservation_addr_reg[31]} .original_name {{core/reservation_addr[31]}}
set_db -quiet {inst:MCU/core/reservation_addr_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/core/reservation_addr_reg[31]} .single_bit_orig_name {core/reservation_addr[31]}
set_db -quiet {inst:MCU/core/reservation_addr_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/core/reservation_addr_reg[31]/QN} .original_name {core/reservation_addr[31]/q}
set_db -quiet hinst:MCU/dco0 .original_name dco0
set_db -quiet hinst:MCU/dco0 .single_bit_orig_name dco0
set_db -quiet hpin:MCU/dco0/Reset .original_name dco0/Reset
set_db -quiet hpin:MCU/dco0/En .original_name dco0/En
set_db -quiet {hpin:MCU/dco0/Freq[11]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[10]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[9]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[8]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[7]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[6]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[5]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[4]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[3]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[2]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[1]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[0]} .original_name dco0/Freq
set_db -quiet hpin:MCU/dco0/ClkOut .original_name dco0/ClkOut
set_db -quiet hpin:MCU/dco0/Reset .original_name dco0/Reset
set_db -quiet hpin:MCU/dco0/En .original_name dco0/En
set_db -quiet {hpin:MCU/dco0/Freq[11]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[10]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[9]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[8]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[7]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[6]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[5]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[4]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[3]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[2]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[1]} .original_name dco0/Freq
set_db -quiet {hpin:MCU/dco0/Freq[0]} .original_name dco0/Freq
set_db -quiet hpin:MCU/dco0/ClkOut .original_name dco0/ClkOut
set_db -quiet hinst:MCU/dco1 .original_name dco1
set_db -quiet hinst:MCU/dco1 .single_bit_orig_name dco1
set_db -quiet hpin:MCU/dco1/Reset .original_name dco1/Reset
set_db -quiet hpin:MCU/dco1/En .original_name dco1/En
set_db -quiet {hpin:MCU/dco1/Freq[11]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[10]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[9]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[8]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[7]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[6]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[5]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[4]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[3]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[2]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[1]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[0]} .original_name dco1/Freq
set_db -quiet hpin:MCU/dco1/ClkOut .original_name dco1/ClkOut
set_db -quiet hpin:MCU/dco1/Reset .original_name dco1/Reset
set_db -quiet hpin:MCU/dco1/En .original_name dco1/En
set_db -quiet {hpin:MCU/dco1/Freq[11]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[10]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[9]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[8]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[7]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[6]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[5]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[4]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[3]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[2]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[1]} .original_name dco1/Freq
set_db -quiet {hpin:MCU/dco1/Freq[0]} .original_name dco1/Freq
set_db -quiet hpin:MCU/dco1/ClkOut .original_name dco1/ClkOut
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT1_RstValPxDIR1_RstValPxSEL126_RstValPxREN128 .hdl_user_name GPIO
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT1_RstValPxDIR1_RstValPxSEL126_RstValPxREN128 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/GPIO.vhd} {../hdl} {}}}
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT1_RstValPxDIR1_RstValPxSEL126_RstValPxREN128 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT1_RstValPxDIR1_RstValPxSEL126_RstValPxREN128 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_92 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_92 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_92 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_92 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST96/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST96/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_93 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_93 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_93 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_93 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST97/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST97/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_94 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_94 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_94 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_94 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST98/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST98/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_95 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_95 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_95 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_95 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST99/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST99/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_96 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_96 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_96 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_96 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST100/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST100/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_97 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_97 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_97 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_97 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST101/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST101/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_98 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_98 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_98 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_98 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST102/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST102/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_99 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_99 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_99 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_99 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST103/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio0/RC_CG_HIER_INST103/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8213 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8213 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8213 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8213 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio0/gen_if_clks[0].CGClkIFG/CG1} .original_name {{gpio0/gen_if_clks[0].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[0].CGClkIFG/CG1} .single_bit_orig_name {gpio0/gen_if_clks[0].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[0].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/gen_if_clks[0].CGClkIFG/CG1/ECK} .original_name {gpio0/gen_if_clks[0].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8212 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8212 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8212 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8212 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio0/gen_if_clks[1].CGClkIFG/CG1} .original_name {{gpio0/gen_if_clks[1].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[1].CGClkIFG/CG1} .single_bit_orig_name {gpio0/gen_if_clks[1].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[1].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/gen_if_clks[1].CGClkIFG/CG1/ECK} .original_name {gpio0/gen_if_clks[1].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8211 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8211 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8211 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8211 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio0/gen_if_clks[2].CGClkIFG/CG1} .original_name {{gpio0/gen_if_clks[2].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[2].CGClkIFG/CG1} .single_bit_orig_name {gpio0/gen_if_clks[2].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[2].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/gen_if_clks[2].CGClkIFG/CG1/ECK} .original_name {gpio0/gen_if_clks[2].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8210 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8210 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8210 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8210 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio0/gen_if_clks[3].CGClkIFG/CG1} .original_name {{gpio0/gen_if_clks[3].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[3].CGClkIFG/CG1} .single_bit_orig_name {gpio0/gen_if_clks[3].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[3].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/gen_if_clks[3].CGClkIFG/CG1/ECK} .original_name {gpio0/gen_if_clks[3].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8209 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8209 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8209 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8209 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio0/gen_if_clks[4].CGClkIFG/CG1} .original_name {{gpio0/gen_if_clks[4].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[4].CGClkIFG/CG1} .single_bit_orig_name {gpio0/gen_if_clks[4].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[4].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/gen_if_clks[4].CGClkIFG/CG1/ECK} .original_name {gpio0/gen_if_clks[4].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8208 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8208 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8208 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8208 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio0/gen_if_clks[5].CGClkIFG/CG1} .original_name {{gpio0/gen_if_clks[5].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[5].CGClkIFG/CG1} .single_bit_orig_name {gpio0/gen_if_clks[5].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[5].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/gen_if_clks[5].CGClkIFG/CG1/ECK} .original_name {gpio0/gen_if_clks[5].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8207 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8207 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8207 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8207 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio0/gen_if_clks[6].CGClkIFG/CG1} .original_name {{gpio0/gen_if_clks[6].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[6].CGClkIFG/CG1} .single_bit_orig_name {gpio0/gen_if_clks[6].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[6].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/gen_if_clks[6].CGClkIFG/CG1/ECK} .original_name {gpio0/gen_if_clks[6].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8206 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8206 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8206 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8206 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio0/gen_if_clks[7].CGClkIFG/CG1} .original_name {{gpio0/gen_if_clks[7].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[7].CGClkIFG/CG1} .single_bit_orig_name {gpio0/gen_if_clks[7].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio0/gen_if_clks[7].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/gen_if_clks[7].CGClkIFG/CG1/ECK} .original_name {gpio0/gen_if_clks[7].CGClkIFG/CG1/ECK}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[2]} .original_name {{gpio0/PxDIR[2]}}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[2]} .single_bit_orig_name {gpio0/PxDIR[2]}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxDIR_reg[2]/Q} .original_name {gpio0/PxDIR[2]/q}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[3]} .original_name {{gpio0/PxDIR[3]}}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[3]} .single_bit_orig_name {gpio0/PxDIR[3]}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxDIR_reg[3]/Q} .original_name {gpio0/PxDIR[3]/q}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[4]} .original_name {{gpio0/PxDIR[4]}}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[4]} .single_bit_orig_name {gpio0/PxDIR[4]}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxDIR_reg[4]/Q} .original_name {gpio0/PxDIR[4]/q}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[5]} .original_name {{gpio0/PxDIR[5]}}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[5]} .single_bit_orig_name {gpio0/PxDIR[5]}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxDIR_reg[5]/Q} .original_name {gpio0/PxDIR[5]/q}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[7]} .original_name {{gpio0/PxDIR[7]}}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[7]} .single_bit_orig_name {gpio0/PxDIR[7]}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxDIR_reg[7]/Q} .original_name {gpio0/PxDIR[7]/q}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[2]} .original_name {{gpio0/PxIES[2]}}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIES_reg[2]} .single_bit_orig_name {gpio0/PxIES[2]}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIES_reg[2]/Q} .original_name {gpio0/PxIES[2]/q}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[3]} .original_name {{gpio0/PxIES[3]}}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIES_reg[3]} .single_bit_orig_name {gpio0/PxIES[3]}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIES_reg[3]/Q} .original_name {gpio0/PxIES[3]/q}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[4]} .original_name {{gpio0/PxIES[4]}}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIES_reg[4]} .single_bit_orig_name {gpio0/PxIES[4]}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIES_reg[4]/Q} .original_name {gpio0/PxIES[4]/q}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[5]} .original_name {{gpio0/PxIES[5]}}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIES_reg[5]} .single_bit_orig_name {gpio0/PxIES[5]}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIES_reg[5]/Q} .original_name {gpio0/PxIES[5]/q}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[6]} .original_name {{gpio0/PxIES[6]}}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIES_reg[6]} .single_bit_orig_name {gpio0/PxIES[6]}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIES_reg[6]/Q} .original_name {gpio0/PxIES[6]/q}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[7]} .original_name {{gpio0/PxIES[7]}}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIES_reg[7]} .single_bit_orig_name {gpio0/PxIES[7]}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIES_reg[7]/Q} .original_name {gpio0/PxIES[7]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[2]} .original_name {{gpio0/PxIF_ltch[2]}}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[2]} .single_bit_orig_name {gpio0/PxIF_ltch[2]}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_ltch_reg[2]/Q} .original_name {gpio0/PxIF_ltch[2]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[3]} .original_name {{gpio0/PxIF_ltch[3]}}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[3]} .single_bit_orig_name {gpio0/PxIF_ltch[3]}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_ltch_reg[3]/Q} .original_name {gpio0/PxIF_ltch[3]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[4]} .original_name {{gpio0/PxIF_ltch[4]}}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[4]} .single_bit_orig_name {gpio0/PxIF_ltch[4]}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_ltch_reg[4]/Q} .original_name {gpio0/PxIF_ltch[4]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[5]} .original_name {{gpio0/PxIF_ltch[5]}}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[5]} .single_bit_orig_name {gpio0/PxIF_ltch[5]}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_ltch_reg[5]/Q} .original_name {gpio0/PxIF_ltch[5]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[6]} .original_name {{gpio0/PxIF_ltch[6]}}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[6]} .single_bit_orig_name {gpio0/PxIF_ltch[6]}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_ltch_reg[6]/Q} .original_name {gpio0/PxIF_ltch[6]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[7]} .original_name {{gpio0/PxIF_ltch[7]}}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[7]} .single_bit_orig_name {gpio0/PxIF_ltch[7]}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_ltch_reg[7]/Q} .original_name {gpio0/PxIF_ltch[7]/q}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[2]} .original_name {{gpio0/PxINLat[2]}}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[2]} .single_bit_orig_name {gpio0/PxINLat[2]}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxINLat_reg[2]/Q} .original_name {gpio0/PxINLat[2]/q}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[3]} .original_name {{gpio0/PxINLat[3]}}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[3]} .single_bit_orig_name {gpio0/PxINLat[3]}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxINLat_reg[3]/Q} .original_name {gpio0/PxINLat[3]/q}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[4]} .original_name {{gpio0/PxINLat[4]}}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[4]} .single_bit_orig_name {gpio0/PxINLat[4]}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxINLat_reg[4]/Q} .original_name {gpio0/PxINLat[4]/q}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[5]} .original_name {{gpio0/PxINLat[5]}}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[5]} .single_bit_orig_name {gpio0/PxINLat[5]}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxINLat_reg[5]/Q} .original_name {gpio0/PxINLat[5]/q}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[6]} .original_name {{gpio0/PxINLat[6]}}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[6]} .single_bit_orig_name {gpio0/PxINLat[6]}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxINLat_reg[6]/Q} .original_name {gpio0/PxINLat[6]/q}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[7]} .original_name {{gpio0/PxINLat[7]}}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[7]} .single_bit_orig_name {gpio0/PxINLat[7]}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxINLat_reg[7]/Q} .original_name {gpio0/PxINLat[7]/q}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[2]} .original_name {{gpio0/PxREN[2]}}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxREN_reg[2]} .single_bit_orig_name {gpio0/PxREN[2]}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxREN_reg[2]/Q} .original_name {gpio0/PxREN[2]/q}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[3]} .original_name {{gpio0/PxREN[3]}}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxREN_reg[3]} .single_bit_orig_name {gpio0/PxREN[3]}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxREN_reg[3]/Q} .original_name {gpio0/PxREN[3]/q}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[4]} .original_name {{gpio0/PxREN[4]}}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxREN_reg[4]} .single_bit_orig_name {gpio0/PxREN[4]}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxREN_reg[4]/Q} .original_name {gpio0/PxREN[4]/q}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[5]} .original_name {{gpio0/PxREN[5]}}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxREN_reg[5]} .single_bit_orig_name {gpio0/PxREN[5]}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxREN_reg[5]/Q} .original_name {gpio0/PxREN[5]/q}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[6]} .original_name {{gpio0/PxREN[6]}}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxREN_reg[6]} .single_bit_orig_name {gpio0/PxREN[6]}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxREN_reg[6]/Q} .original_name {gpio0/PxREN[6]/q}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[7]} .original_name {{gpio0/PxREN[7]}}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxREN_reg[7]} .single_bit_orig_name {gpio0/PxREN[7]}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxREN_reg[7]/Q} .original_name {gpio0/PxREN[7]/q}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[2]} .original_name {{gpio0/PxSEL[2]}}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[2]} .single_bit_orig_name {gpio0/PxSEL[2]}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxSEL_reg[2]/Q} .original_name {gpio0/PxSEL[2]/q}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[3]} .original_name {{gpio0/PxSEL[3]}}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[3]} .single_bit_orig_name {gpio0/PxSEL[3]}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxSEL_reg[3]/Q} .original_name {gpio0/PxSEL[3]/q}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[4]} .original_name {{gpio0/PxSEL[4]}}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[4]} .single_bit_orig_name {gpio0/PxSEL[4]}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxSEL_reg[4]/QN} .original_name {gpio0/PxSEL[4]/q}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[5]} .original_name {{gpio0/PxSEL[5]}}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[5]} .single_bit_orig_name {gpio0/PxSEL[5]}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxSEL_reg[5]/QN} .original_name {gpio0/PxSEL[5]/q}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[6]} .original_name {{gpio0/PxSEL[6]}}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[6]} .single_bit_orig_name {gpio0/PxSEL[6]}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxSEL_reg[6]/Q} .original_name {gpio0/PxSEL[6]/q}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[7]} .original_name {{gpio0/PxSEL[7]}}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[7]} .single_bit_orig_name {gpio0/PxSEL[7]}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxSEL_reg[7]/Q} .original_name {gpio0/PxSEL[7]/q}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[4]} .original_name {{gpio0/PxOUT[4]}}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[4]} .single_bit_orig_name {gpio0/PxOUT[4]}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxOUT_reg[4]/Q} .original_name {gpio0/PxOUT[4]/q}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[3]} .original_name {{gpio0/PxOUT[3]}}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[3]} .single_bit_orig_name {gpio0/PxOUT[3]}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxOUT_reg[3]/Q} .original_name {gpio0/PxOUT[3]/q}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[2]} .original_name {{gpio0/PxOUT[2]}}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[2]} .single_bit_orig_name {gpio0/PxOUT[2]}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxOUT_reg[2]/Q} .original_name {gpio0/PxOUT[2]/q}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[5]} .original_name {{gpio0/PxOUT[5]}}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[5]} .single_bit_orig_name {gpio0/PxOUT[5]}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxOUT_reg[5]/Q} .original_name {gpio0/PxOUT[5]/q}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[7]} .original_name {{gpio0/PxOUT[7]}}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[7]} .single_bit_orig_name {gpio0/PxOUT[7]}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxOUT_reg[7]/Q} .original_name {gpio0/PxOUT[7]/q}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[6]} .original_name {{gpio0/PxOUT[6]}}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[6]} .single_bit_orig_name {gpio0/PxOUT[6]}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxOUT_reg[6]/Q} .original_name {gpio0/PxOUT[6]/q}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[0]} .original_name {{gpio0/PxOUT[0]}}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[0]} .single_bit_orig_name {gpio0/PxOUT[0]}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxOUT_reg[0]/Q} .original_name {gpio0/PxOUT[0]/q}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[1]} .original_name {{gpio0/PxOUT[1]}}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[1]} .single_bit_orig_name {gpio0/PxOUT[1]}
set_db -quiet {inst:MCU/gpio0/PxOUT_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxOUT_reg[1]/Q} .original_name {gpio0/PxOUT[1]/q}
set_db -quiet {inst:MCU/gpio0/read_data_reg[1]} .original_name {{gpio0/read_data[1]}}
set_db -quiet {inst:MCU/gpio0/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/read_data_reg[1]} .single_bit_orig_name {gpio0/read_data[1]}
set_db -quiet {inst:MCU/gpio0/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/read_data_reg[1]/Q} .original_name {gpio0/read_data[1]/q}
set_db -quiet {inst:MCU/gpio0/read_data_reg[0]} .original_name {{gpio0/read_data[0]}}
set_db -quiet {inst:MCU/gpio0/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/read_data_reg[0]} .single_bit_orig_name {gpio0/read_data[0]}
set_db -quiet {inst:MCU/gpio0/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/read_data_reg[0]/Q} .original_name {gpio0/read_data[0]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[6]} .original_name {{gpio0/PxIF[6]}}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[6]} .single_bit_orig_name {gpio0/PxIF[6]}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_reg[6]/Q} .original_name {gpio0/PxIF[6]/q}
set_db -quiet {pin:MCU/gpio0/PxIF_reg[6]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[7]} .original_name {{gpio0/PxIF[7]}}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[7]} .single_bit_orig_name {gpio0/PxIF[7]}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_reg[7]/Q} .original_name {gpio0/PxIF[7]/q}
set_db -quiet {pin:MCU/gpio0/PxIF_reg[7]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[1]} .original_name {{gpio0/PxIF[1]}}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[1]} .single_bit_orig_name {gpio0/PxIF[1]}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_reg[1]/Q} .original_name {gpio0/PxIF[1]/q}
set_db -quiet {pin:MCU/gpio0/PxIF_reg[1]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[4]} .original_name {{gpio0/PxIF[4]}}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[4]} .single_bit_orig_name {gpio0/PxIF[4]}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_reg[4]/Q} .original_name {gpio0/PxIF[4]/q}
set_db -quiet {pin:MCU/gpio0/PxIF_reg[4]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[5]} .original_name {{gpio0/PxIF[5]}}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[5]} .single_bit_orig_name {gpio0/PxIF[5]}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_reg[5]/Q} .original_name {gpio0/PxIF[5]/q}
set_db -quiet {pin:MCU/gpio0/PxIF_reg[5]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[0]} .original_name {{gpio0/PxIF[0]}}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[0]} .single_bit_orig_name {gpio0/PxIF[0]}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_reg[0]/Q} .original_name {gpio0/PxIF[0]/q}
set_db -quiet {pin:MCU/gpio0/PxIF_reg[0]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[2]} .original_name {{gpio0/PxIF[2]}}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[2]} .single_bit_orig_name {gpio0/PxIF[2]}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_reg[2]/Q} .original_name {gpio0/PxIF[2]/q}
set_db -quiet {pin:MCU/gpio0/PxIF_reg[2]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[3]} .original_name {{gpio0/PxIF[3]}}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_reg[3]} .single_bit_orig_name {gpio0/PxIF[3]}
set_db -quiet {inst:MCU/gpio0/PxIF_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_reg[3]/Q} .original_name {gpio0/PxIF[3]/q}
set_db -quiet {pin:MCU/gpio0/PxIF_reg[3]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[1]} .original_name {{gpio0/PxDIR[1]}}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[1]} .single_bit_orig_name {gpio0/PxDIR[1]}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxDIR_reg[1]/Q} .original_name {gpio0/PxDIR[1]/q}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[0]} .original_name {{gpio0/PxIES[0]}}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIES_reg[0]} .single_bit_orig_name {gpio0/PxIES[0]}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIES_reg[0]/Q} .original_name {gpio0/PxIES[0]/q}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[1]} .original_name {{gpio0/PxIES[1]}}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIES_reg[1]} .single_bit_orig_name {gpio0/PxIES[1]}
set_db -quiet {inst:MCU/gpio0/PxIES_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIES_reg[1]/Q} .original_name {gpio0/PxIES[1]/q}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[0]} .original_name {{gpio0/PxIE[0]}}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIE_reg[0]} .single_bit_orig_name {gpio0/PxIE[0]}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIE_reg[0]/Q} .original_name {gpio0/PxIE[0]/q}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[1]} .original_name {{gpio0/PxIE[1]}}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIE_reg[1]} .single_bit_orig_name {gpio0/PxIE[1]}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIE_reg[1]/Q} .original_name {gpio0/PxIE[1]/q}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[2]} .original_name {{gpio0/PxIE[2]}}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIE_reg[2]} .single_bit_orig_name {gpio0/PxIE[2]}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIE_reg[2]/QN} .original_name {gpio0/PxIE[2]/q}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[3]} .original_name {{gpio0/PxIE[3]}}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIE_reg[3]} .single_bit_orig_name {gpio0/PxIE[3]}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIE_reg[3]/QN} .original_name {gpio0/PxIE[3]/q}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[4]} .original_name {{gpio0/PxIE[4]}}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIE_reg[4]} .single_bit_orig_name {gpio0/PxIE[4]}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIE_reg[4]/QN} .original_name {gpio0/PxIE[4]/q}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[5]} .original_name {{gpio0/PxIE[5]}}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIE_reg[5]} .single_bit_orig_name {gpio0/PxIE[5]}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIE_reg[5]/QN} .original_name {gpio0/PxIE[5]/q}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[6]} .original_name {{gpio0/PxIE[6]}}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIE_reg[6]} .single_bit_orig_name {gpio0/PxIE[6]}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIE_reg[6]/QN} .original_name {gpio0/PxIE[6]/q}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[7]} .original_name {{gpio0/PxIE[7]}}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIE_reg[7]} .single_bit_orig_name {gpio0/PxIE[7]}
set_db -quiet {inst:MCU/gpio0/PxIE_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIE_reg[7]/QN} .original_name {gpio0/PxIE[7]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[0]} .original_name {{gpio0/PxIF_ltch[0]}}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[0]} .single_bit_orig_name {gpio0/PxIF_ltch[0]}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_ltch_reg[0]/Q} .original_name {gpio0/PxIF_ltch[0]/q}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[1]} .original_name {{gpio0/PxIF_ltch[1]}}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[1]} .single_bit_orig_name {gpio0/PxIF_ltch[1]}
set_db -quiet {inst:MCU/gpio0/PxIF_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxIF_ltch_reg[1]/Q} .original_name {gpio0/PxIF_ltch[1]/q}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[0]} .original_name {{gpio0/PxINLat[0]}}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[0]} .single_bit_orig_name {gpio0/PxINLat[0]}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxINLat_reg[0]/Q} .original_name {gpio0/PxINLat[0]/q}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[1]} .original_name {{gpio0/PxINLat[1]}}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[1]} .single_bit_orig_name {gpio0/PxINLat[1]}
set_db -quiet {inst:MCU/gpio0/PxINLat_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxINLat_reg[1]/Q} .original_name {gpio0/PxINLat[1]/q}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[0]} .original_name {{gpio0/PxREN[0]}}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxREN_reg[0]} .single_bit_orig_name {gpio0/PxREN[0]}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxREN_reg[0]/Q} .original_name {gpio0/PxREN[0]/q}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[1]} .original_name {{gpio0/PxREN[1]}}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxREN_reg[1]} .single_bit_orig_name {gpio0/PxREN[1]}
set_db -quiet {inst:MCU/gpio0/PxREN_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxREN_reg[1]/Q} .original_name {gpio0/PxREN[1]/q}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[0]} .original_name {{gpio0/PxSEL[0]}}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[0]} .single_bit_orig_name {gpio0/PxSEL[0]}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxSEL_reg[0]/Q} .original_name {gpio0/PxSEL[0]/q}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[1]} .original_name {{gpio0/PxSEL[1]}}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[1]} .single_bit_orig_name {gpio0/PxSEL[1]}
set_db -quiet {inst:MCU/gpio0/PxSEL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxSEL_reg[1]/Q} .original_name {gpio0/PxSEL[1]/q}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[0]} .original_name {{gpio0/clr_if[0]}}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/clr_if_reg[0]} .single_bit_orig_name {gpio0/clr_if[0]}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/clr_if_reg[0]/Q} .original_name {gpio0/clr_if[0]/q}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[1]} .original_name {{gpio0/clr_if[1]}}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/clr_if_reg[1]} .single_bit_orig_name {gpio0/clr_if[1]}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/clr_if_reg[1]/Q} .original_name {gpio0/clr_if[1]/q}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[2]} .original_name {{gpio0/clr_if[2]}}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/clr_if_reg[2]} .single_bit_orig_name {gpio0/clr_if[2]}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/clr_if_reg[2]/Q} .original_name {gpio0/clr_if[2]/q}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[3]} .original_name {{gpio0/clr_if[3]}}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/clr_if_reg[3]} .single_bit_orig_name {gpio0/clr_if[3]}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/clr_if_reg[3]/Q} .original_name {gpio0/clr_if[3]/q}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[4]} .original_name {{gpio0/clr_if[4]}}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/clr_if_reg[4]} .single_bit_orig_name {gpio0/clr_if[4]}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/clr_if_reg[4]/Q} .original_name {gpio0/clr_if[4]/q}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[5]} .original_name {{gpio0/clr_if[5]}}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/clr_if_reg[5]} .single_bit_orig_name {gpio0/clr_if[5]}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/clr_if_reg[5]/Q} .original_name {gpio0/clr_if[5]/q}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[6]} .original_name {{gpio0/clr_if[6]}}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/clr_if_reg[6]} .single_bit_orig_name {gpio0/clr_if[6]}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/clr_if_reg[6]/Q} .original_name {gpio0/clr_if[6]/q}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[7]} .original_name {{gpio0/clr_if[7]}}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/clr_if_reg[7]} .single_bit_orig_name {gpio0/clr_if[7]}
set_db -quiet {inst:MCU/gpio0/clr_if_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/clr_if_reg[7]/Q} .original_name {gpio0/clr_if[7]/q}
set_db -quiet {inst:MCU/gpio0/read_data_reg[2]} .original_name {{gpio0/read_data[2]}}
set_db -quiet {inst:MCU/gpio0/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/read_data_reg[2]} .single_bit_orig_name {gpio0/read_data[2]}
set_db -quiet {inst:MCU/gpio0/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/read_data_reg[2]/Q} .original_name {gpio0/read_data[2]/q}
set_db -quiet {inst:MCU/gpio0/read_data_reg[3]} .original_name {{gpio0/read_data[3]}}
set_db -quiet {inst:MCU/gpio0/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/read_data_reg[3]} .single_bit_orig_name {gpio0/read_data[3]}
set_db -quiet {inst:MCU/gpio0/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/read_data_reg[3]/Q} .original_name {gpio0/read_data[3]/q}
set_db -quiet {inst:MCU/gpio0/read_data_reg[4]} .original_name {{gpio0/read_data[4]}}
set_db -quiet {inst:MCU/gpio0/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/read_data_reg[4]} .single_bit_orig_name {gpio0/read_data[4]}
set_db -quiet {inst:MCU/gpio0/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/read_data_reg[4]/Q} .original_name {gpio0/read_data[4]/q}
set_db -quiet {inst:MCU/gpio0/read_data_reg[5]} .original_name {{gpio0/read_data[5]}}
set_db -quiet {inst:MCU/gpio0/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/read_data_reg[5]} .single_bit_orig_name {gpio0/read_data[5]}
set_db -quiet {inst:MCU/gpio0/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/read_data_reg[5]/Q} .original_name {gpio0/read_data[5]/q}
set_db -quiet {inst:MCU/gpio0/read_data_reg[6]} .original_name {{gpio0/read_data[6]}}
set_db -quiet {inst:MCU/gpio0/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/read_data_reg[6]} .single_bit_orig_name {gpio0/read_data[6]}
set_db -quiet {inst:MCU/gpio0/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/read_data_reg[6]/Q} .original_name {gpio0/read_data[6]/q}
set_db -quiet {inst:MCU/gpio0/read_data_reg[7]} .original_name {{gpio0/read_data[7]}}
set_db -quiet {inst:MCU/gpio0/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/read_data_reg[7]} .single_bit_orig_name {gpio0/read_data[7]}
set_db -quiet {inst:MCU/gpio0/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/read_data_reg[7]/Q} .original_name {gpio0/read_data[7]/q}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[6]} .original_name {{gpio0/PxDIR[6]}}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[6]} .single_bit_orig_name {gpio0/PxDIR[6]}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxDIR_reg[6]/QN} .original_name {gpio0/PxDIR[6]/q}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[0]} .original_name {{gpio0/PxDIR[0]}}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[0]} .single_bit_orig_name {gpio0/PxDIR[0]}
set_db -quiet {inst:MCU/gpio0/PxDIR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio0/PxDIR_reg[0]/QN} .original_name {gpio0/PxDIR[0]/q}
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR16_RstValPxSEL48_RstValPxREN0 .hdl_user_name GPIO
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR16_RstValPxSEL48_RstValPxREN0 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/GPIO.vhd} {../hdl} {}}}
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR16_RstValPxSEL48_RstValPxREN0 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR16_RstValPxSEL48_RstValPxREN0 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_100 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_100 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_100 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_100 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST104/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST104/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_101 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_101 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_101 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_101 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST105/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST105/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_102 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_102 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_102 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_102 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST106/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST106/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_103 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_103 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_103 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_103 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST107/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST107/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_104 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_104 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_104 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_104 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST108/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST108/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_105 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_105 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_105 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_105 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST109/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST109/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_106 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_106 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_106 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_106 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST110/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST110/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_107 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_107 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_107 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_107 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST111/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio1/RC_CG_HIER_INST111/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8205 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8205 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8205 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8205 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio1/gen_if_clks[0].CGClkIFG/CG1} .original_name {{gpio1/gen_if_clks[0].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[0].CGClkIFG/CG1} .single_bit_orig_name {gpio1/gen_if_clks[0].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[0].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/gen_if_clks[0].CGClkIFG/CG1/ECK} .original_name {gpio1/gen_if_clks[0].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8204 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8204 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8204 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8204 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio1/gen_if_clks[1].CGClkIFG/CG1} .original_name {{gpio1/gen_if_clks[1].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[1].CGClkIFG/CG1} .single_bit_orig_name {gpio1/gen_if_clks[1].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[1].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/gen_if_clks[1].CGClkIFG/CG1/ECK} .original_name {gpio1/gen_if_clks[1].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8203 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8203 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8203 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8203 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio1/gen_if_clks[2].CGClkIFG/CG1} .original_name {{gpio1/gen_if_clks[2].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[2].CGClkIFG/CG1} .single_bit_orig_name {gpio1/gen_if_clks[2].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[2].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/gen_if_clks[2].CGClkIFG/CG1/ECK} .original_name {gpio1/gen_if_clks[2].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8202 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8202 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8202 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8202 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio1/gen_if_clks[3].CGClkIFG/CG1} .original_name {{gpio1/gen_if_clks[3].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[3].CGClkIFG/CG1} .single_bit_orig_name {gpio1/gen_if_clks[3].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[3].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/gen_if_clks[3].CGClkIFG/CG1/ECK} .original_name {gpio1/gen_if_clks[3].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8201 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8201 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8201 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8201 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio1/gen_if_clks[4].CGClkIFG/CG1} .original_name {{gpio1/gen_if_clks[4].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[4].CGClkIFG/CG1} .single_bit_orig_name {gpio1/gen_if_clks[4].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[4].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/gen_if_clks[4].CGClkIFG/CG1/ECK} .original_name {gpio1/gen_if_clks[4].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8200 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8200 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8200 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8200 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio1/gen_if_clks[5].CGClkIFG/CG1} .original_name {{gpio1/gen_if_clks[5].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[5].CGClkIFG/CG1} .single_bit_orig_name {gpio1/gen_if_clks[5].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[5].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/gen_if_clks[5].CGClkIFG/CG1/ECK} .original_name {gpio1/gen_if_clks[5].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8199 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8199 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8199 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8199 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio1/gen_if_clks[6].CGClkIFG/CG1} .original_name {{gpio1/gen_if_clks[6].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[6].CGClkIFG/CG1} .single_bit_orig_name {gpio1/gen_if_clks[6].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[6].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/gen_if_clks[6].CGClkIFG/CG1/ECK} .original_name {gpio1/gen_if_clks[6].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8198 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8198 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8198 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8198 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio1/gen_if_clks[7].CGClkIFG/CG1} .original_name {{gpio1/gen_if_clks[7].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[7].CGClkIFG/CG1} .single_bit_orig_name {gpio1/gen_if_clks[7].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio1/gen_if_clks[7].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/gen_if_clks[7].CGClkIFG/CG1/ECK} .original_name {gpio1/gen_if_clks[7].CGClkIFG/CG1/ECK}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[0]} .original_name {{gpio1/PxDIR[0]}}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[0]} .single_bit_orig_name {gpio1/PxDIR[0]}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxDIR_reg[0]/Q} .original_name {gpio1/PxDIR[0]/q}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[1]} .original_name {{gpio1/PxDIR[1]}}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[1]} .single_bit_orig_name {gpio1/PxDIR[1]}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxDIR_reg[1]/QN} .original_name {gpio1/PxDIR[1]/q}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[2]} .original_name {{gpio1/PxDIR[2]}}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[2]} .single_bit_orig_name {gpio1/PxDIR[2]}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxDIR_reg[2]/QN} .original_name {gpio1/PxDIR[2]/q}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[3]} .original_name {{gpio1/PxDIR[3]}}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[3]} .single_bit_orig_name {gpio1/PxDIR[3]}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxDIR_reg[3]/QN} .original_name {gpio1/PxDIR[3]/q}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[4]} .original_name {{gpio1/PxDIR[4]}}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[4]} .single_bit_orig_name {gpio1/PxDIR[4]}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxDIR_reg[4]/QN} .original_name {gpio1/PxDIR[4]/q}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[5]} .original_name {{gpio1/PxDIR[5]}}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[5]} .single_bit_orig_name {gpio1/PxDIR[5]}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxDIR_reg[5]/Q} .original_name {gpio1/PxDIR[5]/q}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[6]} .original_name {{gpio1/PxDIR[6]}}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[6]} .single_bit_orig_name {gpio1/PxDIR[6]}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxDIR_reg[6]/QN} .original_name {gpio1/PxDIR[6]/q}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[7]} .original_name {{gpio1/PxDIR[7]}}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[7]} .single_bit_orig_name {gpio1/PxDIR[7]}
set_db -quiet {inst:MCU/gpio1/PxDIR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxDIR_reg[7]/Q} .original_name {gpio1/PxDIR[7]/q}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[0]} .original_name {{gpio1/PxIES[0]}}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIES_reg[0]} .single_bit_orig_name {gpio1/PxIES[0]}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIES_reg[0]/Q} .original_name {gpio1/PxIES[0]/q}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[1]} .original_name {{gpio1/PxIES[1]}}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIES_reg[1]} .single_bit_orig_name {gpio1/PxIES[1]}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIES_reg[1]/Q} .original_name {gpio1/PxIES[1]/q}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[2]} .original_name {{gpio1/PxIES[2]}}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIES_reg[2]} .single_bit_orig_name {gpio1/PxIES[2]}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIES_reg[2]/Q} .original_name {gpio1/PxIES[2]/q}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[3]} .original_name {{gpio1/PxIES[3]}}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIES_reg[3]} .single_bit_orig_name {gpio1/PxIES[3]}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIES_reg[3]/Q} .original_name {gpio1/PxIES[3]/q}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[4]} .original_name {{gpio1/PxIES[4]}}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIES_reg[4]} .single_bit_orig_name {gpio1/PxIES[4]}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIES_reg[4]/Q} .original_name {gpio1/PxIES[4]/q}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[5]} .original_name {{gpio1/PxIES[5]}}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIES_reg[5]} .single_bit_orig_name {gpio1/PxIES[5]}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIES_reg[5]/Q} .original_name {gpio1/PxIES[5]/q}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[6]} .original_name {{gpio1/PxIES[6]}}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIES_reg[6]} .single_bit_orig_name {gpio1/PxIES[6]}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIES_reg[6]/Q} .original_name {gpio1/PxIES[6]/q}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[7]} .original_name {{gpio1/PxIES[7]}}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIES_reg[7]} .single_bit_orig_name {gpio1/PxIES[7]}
set_db -quiet {inst:MCU/gpio1/PxIES_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIES_reg[7]/Q} .original_name {gpio1/PxIES[7]/q}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[0]} .original_name {{gpio1/PxIE[0]}}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIE_reg[0]} .single_bit_orig_name {gpio1/PxIE[0]}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIE_reg[0]/Q} .original_name {gpio1/PxIE[0]/q}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[1]} .original_name {{gpio1/PxIE[1]}}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIE_reg[1]} .single_bit_orig_name {gpio1/PxIE[1]}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIE_reg[1]/QN} .original_name {gpio1/PxIE[1]/q}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[2]} .original_name {{gpio1/PxIE[2]}}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIE_reg[2]} .single_bit_orig_name {gpio1/PxIE[2]}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIE_reg[2]/QN} .original_name {gpio1/PxIE[2]/q}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[3]} .original_name {{gpio1/PxIE[3]}}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIE_reg[3]} .single_bit_orig_name {gpio1/PxIE[3]}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIE_reg[3]/QN} .original_name {gpio1/PxIE[3]/q}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[4]} .original_name {{gpio1/PxIE[4]}}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIE_reg[4]} .single_bit_orig_name {gpio1/PxIE[4]}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIE_reg[4]/QN} .original_name {gpio1/PxIE[4]/q}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[5]} .original_name {{gpio1/PxIE[5]}}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIE_reg[5]} .single_bit_orig_name {gpio1/PxIE[5]}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIE_reg[5]/QN} .original_name {gpio1/PxIE[5]/q}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[6]} .original_name {{gpio1/PxIE[6]}}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIE_reg[6]} .single_bit_orig_name {gpio1/PxIE[6]}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIE_reg[6]/QN} .original_name {gpio1/PxIE[6]/q}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[7]} .original_name {{gpio1/PxIE[7]}}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIE_reg[7]} .single_bit_orig_name {gpio1/PxIE[7]}
set_db -quiet {inst:MCU/gpio1/PxIE_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIE_reg[7]/QN} .original_name {gpio1/PxIE[7]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[0]} .original_name {{gpio1/PxIF_ltch[0]}}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[0]} .single_bit_orig_name {gpio1/PxIF_ltch[0]}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_ltch_reg[0]/Q} .original_name {gpio1/PxIF_ltch[0]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[1]} .original_name {{gpio1/PxIF_ltch[1]}}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[1]} .single_bit_orig_name {gpio1/PxIF_ltch[1]}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_ltch_reg[1]/Q} .original_name {gpio1/PxIF_ltch[1]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[2]} .original_name {{gpio1/PxIF_ltch[2]}}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[2]} .single_bit_orig_name {gpio1/PxIF_ltch[2]}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_ltch_reg[2]/Q} .original_name {gpio1/PxIF_ltch[2]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[3]} .original_name {{gpio1/PxIF_ltch[3]}}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[3]} .single_bit_orig_name {gpio1/PxIF_ltch[3]}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_ltch_reg[3]/Q} .original_name {gpio1/PxIF_ltch[3]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[4]} .original_name {{gpio1/PxIF_ltch[4]}}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[4]} .single_bit_orig_name {gpio1/PxIF_ltch[4]}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_ltch_reg[4]/Q} .original_name {gpio1/PxIF_ltch[4]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[5]} .original_name {{gpio1/PxIF_ltch[5]}}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[5]} .single_bit_orig_name {gpio1/PxIF_ltch[5]}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_ltch_reg[5]/Q} .original_name {gpio1/PxIF_ltch[5]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[6]} .original_name {{gpio1/PxIF_ltch[6]}}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[6]} .single_bit_orig_name {gpio1/PxIF_ltch[6]}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_ltch_reg[6]/Q} .original_name {gpio1/PxIF_ltch[6]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[7]} .original_name {{gpio1/PxIF_ltch[7]}}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[7]} .single_bit_orig_name {gpio1/PxIF_ltch[7]}
set_db -quiet {inst:MCU/gpio1/PxIF_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_ltch_reg[7]/Q} .original_name {gpio1/PxIF_ltch[7]/q}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[0]} .original_name {{gpio1/PxINLat[0]}}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[0]} .single_bit_orig_name {gpio1/PxINLat[0]}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxINLat_reg[0]/Q} .original_name {gpio1/PxINLat[0]/q}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[1]} .original_name {{gpio1/PxINLat[1]}}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[1]} .single_bit_orig_name {gpio1/PxINLat[1]}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxINLat_reg[1]/Q} .original_name {gpio1/PxINLat[1]/q}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[2]} .original_name {{gpio1/PxINLat[2]}}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[2]} .single_bit_orig_name {gpio1/PxINLat[2]}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxINLat_reg[2]/Q} .original_name {gpio1/PxINLat[2]/q}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[3]} .original_name {{gpio1/PxINLat[3]}}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[3]} .single_bit_orig_name {gpio1/PxINLat[3]}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxINLat_reg[3]/Q} .original_name {gpio1/PxINLat[3]/q}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[4]} .original_name {{gpio1/PxINLat[4]}}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[4]} .single_bit_orig_name {gpio1/PxINLat[4]}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxINLat_reg[4]/Q} .original_name {gpio1/PxINLat[4]/q}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[5]} .original_name {{gpio1/PxINLat[5]}}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[5]} .single_bit_orig_name {gpio1/PxINLat[5]}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxINLat_reg[5]/Q} .original_name {gpio1/PxINLat[5]/q}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[6]} .original_name {{gpio1/PxINLat[6]}}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[6]} .single_bit_orig_name {gpio1/PxINLat[6]}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxINLat_reg[6]/Q} .original_name {gpio1/PxINLat[6]/q}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[7]} .original_name {{gpio1/PxINLat[7]}}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[7]} .single_bit_orig_name {gpio1/PxINLat[7]}
set_db -quiet {inst:MCU/gpio1/PxINLat_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxINLat_reg[7]/Q} .original_name {gpio1/PxINLat[7]/q}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[0]} .original_name {{gpio1/PxREN[0]}}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxREN_reg[0]} .single_bit_orig_name {gpio1/PxREN[0]}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxREN_reg[0]/Q} .original_name {gpio1/PxREN[0]/q}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[1]} .original_name {{gpio1/PxREN[1]}}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxREN_reg[1]} .single_bit_orig_name {gpio1/PxREN[1]}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxREN_reg[1]/Q} .original_name {gpio1/PxREN[1]/q}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[2]} .original_name {{gpio1/PxREN[2]}}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxREN_reg[2]} .single_bit_orig_name {gpio1/PxREN[2]}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxREN_reg[2]/Q} .original_name {gpio1/PxREN[2]/q}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[3]} .original_name {{gpio1/PxREN[3]}}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxREN_reg[3]} .single_bit_orig_name {gpio1/PxREN[3]}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxREN_reg[3]/Q} .original_name {gpio1/PxREN[3]/q}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[4]} .original_name {{gpio1/PxREN[4]}}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxREN_reg[4]} .single_bit_orig_name {gpio1/PxREN[4]}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxREN_reg[4]/Q} .original_name {gpio1/PxREN[4]/q}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[5]} .original_name {{gpio1/PxREN[5]}}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxREN_reg[5]} .single_bit_orig_name {gpio1/PxREN[5]}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxREN_reg[5]/Q} .original_name {gpio1/PxREN[5]/q}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[6]} .original_name {{gpio1/PxREN[6]}}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxREN_reg[6]} .single_bit_orig_name {gpio1/PxREN[6]}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxREN_reg[6]/Q} .original_name {gpio1/PxREN[6]/q}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[7]} .original_name {{gpio1/PxREN[7]}}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxREN_reg[7]} .single_bit_orig_name {gpio1/PxREN[7]}
set_db -quiet {inst:MCU/gpio1/PxREN_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxREN_reg[7]/Q} .original_name {gpio1/PxREN[7]/q}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[0]} .original_name {{gpio1/PxSEL[0]}}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[0]} .single_bit_orig_name {gpio1/PxSEL[0]}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxSEL_reg[0]/Q} .original_name {gpio1/PxSEL[0]/q}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[1]} .original_name {{gpio1/PxSEL[1]}}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[1]} .single_bit_orig_name {gpio1/PxSEL[1]}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxSEL_reg[1]/QN} .original_name {gpio1/PxSEL[1]/q}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[2]} .original_name {{gpio1/PxSEL[2]}}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[2]} .single_bit_orig_name {gpio1/PxSEL[2]}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxSEL_reg[2]/QN} .original_name {gpio1/PxSEL[2]/q}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[3]} .original_name {{gpio1/PxSEL[3]}}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[3]} .single_bit_orig_name {gpio1/PxSEL[3]}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxSEL_reg[3]/QN} .original_name {gpio1/PxSEL[3]/q}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[4]} .original_name {{gpio1/PxSEL[4]}}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[4]} .single_bit_orig_name {gpio1/PxSEL[4]}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxSEL_reg[4]/Q} .original_name {gpio1/PxSEL[4]/q}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[5]} .original_name {{gpio1/PxSEL[5]}}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[5]} .single_bit_orig_name {gpio1/PxSEL[5]}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxSEL_reg[5]/Q} .original_name {gpio1/PxSEL[5]/q}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[6]} .original_name {{gpio1/PxSEL[6]}}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[6]} .single_bit_orig_name {gpio1/PxSEL[6]}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxSEL_reg[6]/Q} .original_name {gpio1/PxSEL[6]/q}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[7]} .original_name {{gpio1/PxSEL[7]}}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[7]} .single_bit_orig_name {gpio1/PxSEL[7]}
set_db -quiet {inst:MCU/gpio1/PxSEL_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxSEL_reg[7]/Q} .original_name {gpio1/PxSEL[7]/q}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[0]} .original_name {{gpio1/clr_if[0]}}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/clr_if_reg[0]} .single_bit_orig_name {gpio1/clr_if[0]}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/clr_if_reg[0]/Q} .original_name {gpio1/clr_if[0]/q}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[1]} .original_name {{gpio1/clr_if[1]}}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/clr_if_reg[1]} .single_bit_orig_name {gpio1/clr_if[1]}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/clr_if_reg[1]/Q} .original_name {gpio1/clr_if[1]/q}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[2]} .original_name {{gpio1/clr_if[2]}}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/clr_if_reg[2]} .single_bit_orig_name {gpio1/clr_if[2]}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/clr_if_reg[2]/Q} .original_name {gpio1/clr_if[2]/q}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[3]} .original_name {{gpio1/clr_if[3]}}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/clr_if_reg[3]} .single_bit_orig_name {gpio1/clr_if[3]}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/clr_if_reg[3]/Q} .original_name {gpio1/clr_if[3]/q}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[4]} .original_name {{gpio1/clr_if[4]}}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/clr_if_reg[4]} .single_bit_orig_name {gpio1/clr_if[4]}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/clr_if_reg[4]/Q} .original_name {gpio1/clr_if[4]/q}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[5]} .original_name {{gpio1/clr_if[5]}}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/clr_if_reg[5]} .single_bit_orig_name {gpio1/clr_if[5]}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/clr_if_reg[5]/Q} .original_name {gpio1/clr_if[5]/q}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[6]} .original_name {{gpio1/clr_if[6]}}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/clr_if_reg[6]} .single_bit_orig_name {gpio1/clr_if[6]}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/clr_if_reg[6]/Q} .original_name {gpio1/clr_if[6]/q}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[7]} .original_name {{gpio1/clr_if[7]}}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/clr_if_reg[7]} .single_bit_orig_name {gpio1/clr_if[7]}
set_db -quiet {inst:MCU/gpio1/clr_if_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/clr_if_reg[7]/Q} .original_name {gpio1/clr_if[7]/q}
set_db -quiet {inst:MCU/gpio1/read_data_reg[1]} .original_name {{gpio1/read_data[1]}}
set_db -quiet {inst:MCU/gpio1/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/read_data_reg[1]} .single_bit_orig_name {gpio1/read_data[1]}
set_db -quiet {inst:MCU/gpio1/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/read_data_reg[1]/Q} .original_name {gpio1/read_data[1]/q}
set_db -quiet {inst:MCU/gpio1/read_data_reg[2]} .original_name {{gpio1/read_data[2]}}
set_db -quiet {inst:MCU/gpio1/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/read_data_reg[2]} .single_bit_orig_name {gpio1/read_data[2]}
set_db -quiet {inst:MCU/gpio1/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/read_data_reg[2]/Q} .original_name {gpio1/read_data[2]/q}
set_db -quiet {inst:MCU/gpio1/read_data_reg[3]} .original_name {{gpio1/read_data[3]}}
set_db -quiet {inst:MCU/gpio1/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/read_data_reg[3]} .single_bit_orig_name {gpio1/read_data[3]}
set_db -quiet {inst:MCU/gpio1/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/read_data_reg[3]/Q} .original_name {gpio1/read_data[3]/q}
set_db -quiet {inst:MCU/gpio1/read_data_reg[4]} .original_name {{gpio1/read_data[4]}}
set_db -quiet {inst:MCU/gpio1/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/read_data_reg[4]} .single_bit_orig_name {gpio1/read_data[4]}
set_db -quiet {inst:MCU/gpio1/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/read_data_reg[4]/Q} .original_name {gpio1/read_data[4]/q}
set_db -quiet {inst:MCU/gpio1/read_data_reg[5]} .original_name {{gpio1/read_data[5]}}
set_db -quiet {inst:MCU/gpio1/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/read_data_reg[5]} .single_bit_orig_name {gpio1/read_data[5]}
set_db -quiet {inst:MCU/gpio1/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/read_data_reg[5]/Q} .original_name {gpio1/read_data[5]/q}
set_db -quiet {inst:MCU/gpio1/read_data_reg[6]} .original_name {{gpio1/read_data[6]}}
set_db -quiet {inst:MCU/gpio1/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/read_data_reg[6]} .single_bit_orig_name {gpio1/read_data[6]}
set_db -quiet {inst:MCU/gpio1/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/read_data_reg[6]/Q} .original_name {gpio1/read_data[6]/q}
set_db -quiet {inst:MCU/gpio1/read_data_reg[7]} .original_name {{gpio1/read_data[7]}}
set_db -quiet {inst:MCU/gpio1/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/read_data_reg[7]} .single_bit_orig_name {gpio1/read_data[7]}
set_db -quiet {inst:MCU/gpio1/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/read_data_reg[7]/Q} .original_name {gpio1/read_data[7]/q}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[3]} .original_name {{gpio1/PxOUT[3]}}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[3]} .single_bit_orig_name {gpio1/PxOUT[3]}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxOUT_reg[3]/Q} .original_name {gpio1/PxOUT[3]/q}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[2]} .original_name {{gpio1/PxOUT[2]}}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[2]} .single_bit_orig_name {gpio1/PxOUT[2]}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxOUT_reg[2]/Q} .original_name {gpio1/PxOUT[2]/q}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[1]} .original_name {{gpio1/PxOUT[1]}}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[1]} .single_bit_orig_name {gpio1/PxOUT[1]}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxOUT_reg[1]/Q} .original_name {gpio1/PxOUT[1]/q}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[4]} .original_name {{gpio1/PxOUT[4]}}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[4]} .single_bit_orig_name {gpio1/PxOUT[4]}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxOUT_reg[4]/Q} .original_name {gpio1/PxOUT[4]/q}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[7]} .original_name {{gpio1/PxOUT[7]}}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[7]} .single_bit_orig_name {gpio1/PxOUT[7]}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxOUT_reg[7]/Q} .original_name {gpio1/PxOUT[7]/q}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[6]} .original_name {{gpio1/PxOUT[6]}}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[6]} .single_bit_orig_name {gpio1/PxOUT[6]}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxOUT_reg[6]/Q} .original_name {gpio1/PxOUT[6]/q}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[5]} .original_name {{gpio1/PxOUT[5]}}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[5]} .single_bit_orig_name {gpio1/PxOUT[5]}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxOUT_reg[5]/Q} .original_name {gpio1/PxOUT[5]/q}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[0]} .original_name {{gpio1/PxOUT[0]}}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[0]} .single_bit_orig_name {gpio1/PxOUT[0]}
set_db -quiet {inst:MCU/gpio1/PxOUT_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxOUT_reg[0]/Q} .original_name {gpio1/PxOUT[0]/q}
set_db -quiet {inst:MCU/gpio1/read_data_reg[0]} .original_name {{gpio1/read_data[0]}}
set_db -quiet {inst:MCU/gpio1/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/read_data_reg[0]} .single_bit_orig_name {gpio1/read_data[0]}
set_db -quiet {inst:MCU/gpio1/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/read_data_reg[0]/Q} .original_name {gpio1/read_data[0]/q}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[3]} .original_name {{gpio1/PxIF[3]}}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[3]} .single_bit_orig_name {gpio1/PxIF[3]}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_reg[3]/Q} .original_name {gpio1/PxIF[3]/q}
set_db -quiet {pin:MCU/gpio1/PxIF_reg[3]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[4]} .original_name {{gpio1/PxIF[4]}}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[4]} .single_bit_orig_name {gpio1/PxIF[4]}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_reg[4]/Q} .original_name {gpio1/PxIF[4]/q}
set_db -quiet {pin:MCU/gpio1/PxIF_reg[4]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[5]} .original_name {{gpio1/PxIF[5]}}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[5]} .single_bit_orig_name {gpio1/PxIF[5]}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_reg[5]/Q} .original_name {gpio1/PxIF[5]/q}
set_db -quiet {pin:MCU/gpio1/PxIF_reg[5]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[0]} .original_name {{gpio1/PxIF[0]}}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[0]} .single_bit_orig_name {gpio1/PxIF[0]}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_reg[0]/Q} .original_name {gpio1/PxIF[0]/q}
set_db -quiet {pin:MCU/gpio1/PxIF_reg[0]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[6]} .original_name {{gpio1/PxIF[6]}}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[6]} .single_bit_orig_name {gpio1/PxIF[6]}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_reg[6]/Q} .original_name {gpio1/PxIF[6]/q}
set_db -quiet {pin:MCU/gpio1/PxIF_reg[6]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[7]} .original_name {{gpio1/PxIF[7]}}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[7]} .single_bit_orig_name {gpio1/PxIF[7]}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_reg[7]/Q} .original_name {gpio1/PxIF[7]/q}
set_db -quiet {pin:MCU/gpio1/PxIF_reg[7]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[1]} .original_name {{gpio1/PxIF[1]}}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[1]} .single_bit_orig_name {gpio1/PxIF[1]}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_reg[1]/Q} .original_name {gpio1/PxIF[1]/q}
set_db -quiet {pin:MCU/gpio1/PxIF_reg[1]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[2]} .original_name {{gpio1/PxIF[2]}}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio1/PxIF_reg[2]} .single_bit_orig_name {gpio1/PxIF[2]}
set_db -quiet {inst:MCU/gpio1/PxIF_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio1/PxIF_reg[2]/Q} .original_name {gpio1/PxIF[2]/q}
set_db -quiet {pin:MCU/gpio1/PxIF_reg[2]/Q} .dont_touch false
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR0_RstValPxSEL0_RstValPxREN0 .hdl_user_name GPIO
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR0_RstValPxSEL0_RstValPxREN0 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/GPIO.vhd} {../hdl} {}}}
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR0_RstValPxSEL0_RstValPxREN0 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR0_RstValPxSEL0_RstValPxREN0 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_108 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_108 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_108 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_108 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST112/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST112/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_109 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_109 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_109 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_109 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST113/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST113/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_110 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_110 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_110 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_110 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST114/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST114/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_111 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_111 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_111 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_111 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST115/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST115/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_112 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_112 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_112 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_112 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST116/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST116/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_113 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_113 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_113 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_113 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST117/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST117/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_114 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_114 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_114 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_114 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST118/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST118/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_115 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_115 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_115 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_115 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST119/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio2/RC_CG_HIER_INST119/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8197 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8197 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8197 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8197 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio2/gen_if_clks[0].CGClkIFG/CG1} .original_name {{gpio2/gen_if_clks[0].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[0].CGClkIFG/CG1} .single_bit_orig_name {gpio2/gen_if_clks[0].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[0].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/gen_if_clks[0].CGClkIFG/CG1/ECK} .original_name {gpio2/gen_if_clks[0].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8196 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8196 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8196 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8196 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio2/gen_if_clks[1].CGClkIFG/CG1} .original_name {{gpio2/gen_if_clks[1].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[1].CGClkIFG/CG1} .single_bit_orig_name {gpio2/gen_if_clks[1].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[1].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/gen_if_clks[1].CGClkIFG/CG1/ECK} .original_name {gpio2/gen_if_clks[1].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8195 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8195 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8195 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8195 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio2/gen_if_clks[2].CGClkIFG/CG1} .original_name {{gpio2/gen_if_clks[2].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[2].CGClkIFG/CG1} .single_bit_orig_name {gpio2/gen_if_clks[2].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[2].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/gen_if_clks[2].CGClkIFG/CG1/ECK} .original_name {gpio2/gen_if_clks[2].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8194 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8194 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8194 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8194 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio2/gen_if_clks[3].CGClkIFG/CG1} .original_name {{gpio2/gen_if_clks[3].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[3].CGClkIFG/CG1} .single_bit_orig_name {gpio2/gen_if_clks[3].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[3].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/gen_if_clks[3].CGClkIFG/CG1/ECK} .original_name {gpio2/gen_if_clks[3].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8193 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8193 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8193 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8193 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio2/gen_if_clks[4].CGClkIFG/CG1} .original_name {{gpio2/gen_if_clks[4].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[4].CGClkIFG/CG1} .single_bit_orig_name {gpio2/gen_if_clks[4].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[4].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/gen_if_clks[4].CGClkIFG/CG1/ECK} .original_name {gpio2/gen_if_clks[4].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8192 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8192 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8192 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8192 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio2/gen_if_clks[5].CGClkIFG/CG1} .original_name {{gpio2/gen_if_clks[5].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[5].CGClkIFG/CG1} .single_bit_orig_name {gpio2/gen_if_clks[5].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[5].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/gen_if_clks[5].CGClkIFG/CG1/ECK} .original_name {gpio2/gen_if_clks[5].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8191 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8191 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8191 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8191 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio2/gen_if_clks[6].CGClkIFG/CG1} .original_name {{gpio2/gen_if_clks[6].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[6].CGClkIFG/CG1} .single_bit_orig_name {gpio2/gen_if_clks[6].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[6].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/gen_if_clks[6].CGClkIFG/CG1/ECK} .original_name {gpio2/gen_if_clks[6].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8190 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8190 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8190 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8190 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio2/gen_if_clks[7].CGClkIFG/CG1} .original_name {{gpio2/gen_if_clks[7].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[7].CGClkIFG/CG1} .single_bit_orig_name {gpio2/gen_if_clks[7].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio2/gen_if_clks[7].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/gen_if_clks[7].CGClkIFG/CG1/ECK} .original_name {gpio2/gen_if_clks[7].CGClkIFG/CG1/ECK}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[1]} .original_name {{gpio2/PxDIR[1]}}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[1]} .single_bit_orig_name {gpio2/PxDIR[1]}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxDIR_reg[1]/QN} .original_name {gpio2/PxDIR[1]/q}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[2]} .original_name {{gpio2/PxDIR[2]}}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[2]} .single_bit_orig_name {gpio2/PxDIR[2]}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxDIR_reg[2]/QN} .original_name {gpio2/PxDIR[2]/q}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[3]} .original_name {{gpio2/PxDIR[3]}}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[3]} .single_bit_orig_name {gpio2/PxDIR[3]}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxDIR_reg[3]/QN} .original_name {gpio2/PxDIR[3]/q}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[4]} .original_name {{gpio2/PxDIR[4]}}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[4]} .single_bit_orig_name {gpio2/PxDIR[4]}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxDIR_reg[4]/QN} .original_name {gpio2/PxDIR[4]/q}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[5]} .original_name {{gpio2/PxDIR[5]}}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[5]} .single_bit_orig_name {gpio2/PxDIR[5]}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxDIR_reg[5]/QN} .original_name {gpio2/PxDIR[5]/q}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[6]} .original_name {{gpio2/PxDIR[6]}}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[6]} .single_bit_orig_name {gpio2/PxDIR[6]}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxDIR_reg[6]/QN} .original_name {gpio2/PxDIR[6]/q}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[7]} .original_name {{gpio2/PxDIR[7]}}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[7]} .single_bit_orig_name {gpio2/PxDIR[7]}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxDIR_reg[7]/QN} .original_name {gpio2/PxDIR[7]/q}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[0]} .original_name {{gpio2/PxIES[0]}}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIES_reg[0]} .single_bit_orig_name {gpio2/PxIES[0]}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIES_reg[0]/Q} .original_name {gpio2/PxIES[0]/q}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[1]} .original_name {{gpio2/PxIES[1]}}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIES_reg[1]} .single_bit_orig_name {gpio2/PxIES[1]}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIES_reg[1]/QN} .original_name {gpio2/PxIES[1]/q}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[2]} .original_name {{gpio2/PxIES[2]}}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIES_reg[2]} .single_bit_orig_name {gpio2/PxIES[2]}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIES_reg[2]/QN} .original_name {gpio2/PxIES[2]/q}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[3]} .original_name {{gpio2/PxIES[3]}}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIES_reg[3]} .single_bit_orig_name {gpio2/PxIES[3]}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIES_reg[3]/QN} .original_name {gpio2/PxIES[3]/q}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[4]} .original_name {{gpio2/PxIES[4]}}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIES_reg[4]} .single_bit_orig_name {gpio2/PxIES[4]}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIES_reg[4]/QN} .original_name {gpio2/PxIES[4]/q}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[5]} .original_name {{gpio2/PxIES[5]}}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIES_reg[5]} .single_bit_orig_name {gpio2/PxIES[5]}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIES_reg[5]/QN} .original_name {gpio2/PxIES[5]/q}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[6]} .original_name {{gpio2/PxIES[6]}}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIES_reg[6]} .single_bit_orig_name {gpio2/PxIES[6]}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIES_reg[6]/QN} .original_name {gpio2/PxIES[6]/q}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[7]} .original_name {{gpio2/PxIES[7]}}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIES_reg[7]} .single_bit_orig_name {gpio2/PxIES[7]}
set_db -quiet {inst:MCU/gpio2/PxIES_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIES_reg[7]/QN} .original_name {gpio2/PxIES[7]/q}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[0]} .original_name {{gpio2/PxIE[0]}}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIE_reg[0]} .single_bit_orig_name {gpio2/PxIE[0]}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIE_reg[0]/Q} .original_name {gpio2/PxIE[0]/q}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[1]} .original_name {{gpio2/PxIE[1]}}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIE_reg[1]} .single_bit_orig_name {gpio2/PxIE[1]}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIE_reg[1]/QN} .original_name {gpio2/PxIE[1]/q}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[2]} .original_name {{gpio2/PxIE[2]}}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIE_reg[2]} .single_bit_orig_name {gpio2/PxIE[2]}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIE_reg[2]/QN} .original_name {gpio2/PxIE[2]/q}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[3]} .original_name {{gpio2/PxIE[3]}}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIE_reg[3]} .single_bit_orig_name {gpio2/PxIE[3]}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIE_reg[3]/QN} .original_name {gpio2/PxIE[3]/q}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[4]} .original_name {{gpio2/PxIE[4]}}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIE_reg[4]} .single_bit_orig_name {gpio2/PxIE[4]}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIE_reg[4]/QN} .original_name {gpio2/PxIE[4]/q}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[5]} .original_name {{gpio2/PxIE[5]}}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIE_reg[5]} .single_bit_orig_name {gpio2/PxIE[5]}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIE_reg[5]/QN} .original_name {gpio2/PxIE[5]/q}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[6]} .original_name {{gpio2/PxIE[6]}}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIE_reg[6]} .single_bit_orig_name {gpio2/PxIE[6]}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIE_reg[6]/QN} .original_name {gpio2/PxIE[6]/q}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[7]} .original_name {{gpio2/PxIE[7]}}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIE_reg[7]} .single_bit_orig_name {gpio2/PxIE[7]}
set_db -quiet {inst:MCU/gpio2/PxIE_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIE_reg[7]/QN} .original_name {gpio2/PxIE[7]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[0]} .original_name {{gpio2/PxIF_ltch[0]}}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[0]} .single_bit_orig_name {gpio2/PxIF_ltch[0]}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_ltch_reg[0]/Q} .original_name {gpio2/PxIF_ltch[0]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[1]} .original_name {{gpio2/PxIF_ltch[1]}}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[1]} .single_bit_orig_name {gpio2/PxIF_ltch[1]}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_ltch_reg[1]/Q} .original_name {gpio2/PxIF_ltch[1]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[2]} .original_name {{gpio2/PxIF_ltch[2]}}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[2]} .single_bit_orig_name {gpio2/PxIF_ltch[2]}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_ltch_reg[2]/Q} .original_name {gpio2/PxIF_ltch[2]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[3]} .original_name {{gpio2/PxIF_ltch[3]}}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[3]} .single_bit_orig_name {gpio2/PxIF_ltch[3]}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_ltch_reg[3]/Q} .original_name {gpio2/PxIF_ltch[3]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[4]} .original_name {{gpio2/PxIF_ltch[4]}}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[4]} .single_bit_orig_name {gpio2/PxIF_ltch[4]}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_ltch_reg[4]/Q} .original_name {gpio2/PxIF_ltch[4]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[5]} .original_name {{gpio2/PxIF_ltch[5]}}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[5]} .single_bit_orig_name {gpio2/PxIF_ltch[5]}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_ltch_reg[5]/Q} .original_name {gpio2/PxIF_ltch[5]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[6]} .original_name {{gpio2/PxIF_ltch[6]}}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[6]} .single_bit_orig_name {gpio2/PxIF_ltch[6]}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_ltch_reg[6]/Q} .original_name {gpio2/PxIF_ltch[6]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[7]} .original_name {{gpio2/PxIF_ltch[7]}}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[7]} .single_bit_orig_name {gpio2/PxIF_ltch[7]}
set_db -quiet {inst:MCU/gpio2/PxIF_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_ltch_reg[7]/Q} .original_name {gpio2/PxIF_ltch[7]/q}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[0]} .original_name {{gpio2/PxINLat[0]}}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[0]} .single_bit_orig_name {gpio2/PxINLat[0]}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxINLat_reg[0]/Q} .original_name {gpio2/PxINLat[0]/q}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[1]} .original_name {{gpio2/PxINLat[1]}}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[1]} .single_bit_orig_name {gpio2/PxINLat[1]}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxINLat_reg[1]/Q} .original_name {gpio2/PxINLat[1]/q}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[2]} .original_name {{gpio2/PxINLat[2]}}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[2]} .single_bit_orig_name {gpio2/PxINLat[2]}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxINLat_reg[2]/Q} .original_name {gpio2/PxINLat[2]/q}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[3]} .original_name {{gpio2/PxINLat[3]}}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[3]} .single_bit_orig_name {gpio2/PxINLat[3]}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxINLat_reg[3]/Q} .original_name {gpio2/PxINLat[3]/q}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[4]} .original_name {{gpio2/PxINLat[4]}}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[4]} .single_bit_orig_name {gpio2/PxINLat[4]}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxINLat_reg[4]/Q} .original_name {gpio2/PxINLat[4]/q}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[5]} .original_name {{gpio2/PxINLat[5]}}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[5]} .single_bit_orig_name {gpio2/PxINLat[5]}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxINLat_reg[5]/Q} .original_name {gpio2/PxINLat[5]/q}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[6]} .original_name {{gpio2/PxINLat[6]}}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[6]} .single_bit_orig_name {gpio2/PxINLat[6]}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxINLat_reg[6]/Q} .original_name {gpio2/PxINLat[6]/q}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[7]} .original_name {{gpio2/PxINLat[7]}}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[7]} .single_bit_orig_name {gpio2/PxINLat[7]}
set_db -quiet {inst:MCU/gpio2/PxINLat_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxINLat_reg[7]/Q} .original_name {gpio2/PxINLat[7]/q}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[0]} .original_name {{gpio2/PxREN[0]}}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxREN_reg[0]} .single_bit_orig_name {gpio2/PxREN[0]}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxREN_reg[0]/Q} .original_name {gpio2/PxREN[0]/q}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[1]} .original_name {{gpio2/PxREN[1]}}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxREN_reg[1]} .single_bit_orig_name {gpio2/PxREN[1]}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxREN_reg[1]/Q} .original_name {gpio2/PxREN[1]/q}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[2]} .original_name {{gpio2/PxREN[2]}}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxREN_reg[2]} .single_bit_orig_name {gpio2/PxREN[2]}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxREN_reg[2]/Q} .original_name {gpio2/PxREN[2]/q}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[3]} .original_name {{gpio2/PxREN[3]}}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxREN_reg[3]} .single_bit_orig_name {gpio2/PxREN[3]}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxREN_reg[3]/Q} .original_name {gpio2/PxREN[3]/q}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[4]} .original_name {{gpio2/PxREN[4]}}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxREN_reg[4]} .single_bit_orig_name {gpio2/PxREN[4]}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxREN_reg[4]/Q} .original_name {gpio2/PxREN[4]/q}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[5]} .original_name {{gpio2/PxREN[5]}}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxREN_reg[5]} .single_bit_orig_name {gpio2/PxREN[5]}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxREN_reg[5]/Q} .original_name {gpio2/PxREN[5]/q}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[6]} .original_name {{gpio2/PxREN[6]}}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxREN_reg[6]} .single_bit_orig_name {gpio2/PxREN[6]}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxREN_reg[6]/Q} .original_name {gpio2/PxREN[6]/q}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[7]} .original_name {{gpio2/PxREN[7]}}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxREN_reg[7]} .single_bit_orig_name {gpio2/PxREN[7]}
set_db -quiet {inst:MCU/gpio2/PxREN_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxREN_reg[7]/Q} .original_name {gpio2/PxREN[7]/q}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[0]} .original_name {{gpio2/PxSEL[0]}}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[0]} .single_bit_orig_name {gpio2/PxSEL[0]}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxSEL_reg[0]/Q} .original_name {gpio2/PxSEL[0]/q}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[1]} .original_name {{gpio2/PxSEL[1]}}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[1]} .single_bit_orig_name {gpio2/PxSEL[1]}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxSEL_reg[1]/QN} .original_name {gpio2/PxSEL[1]/q}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[2]} .original_name {{gpio2/PxSEL[2]}}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[2]} .single_bit_orig_name {gpio2/PxSEL[2]}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxSEL_reg[2]/QN} .original_name {gpio2/PxSEL[2]/q}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[3]} .original_name {{gpio2/PxSEL[3]}}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[3]} .single_bit_orig_name {gpio2/PxSEL[3]}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxSEL_reg[3]/QN} .original_name {gpio2/PxSEL[3]/q}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[4]} .original_name {{gpio2/PxSEL[4]}}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[4]} .single_bit_orig_name {gpio2/PxSEL[4]}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxSEL_reg[4]/QN} .original_name {gpio2/PxSEL[4]/q}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[5]} .original_name {{gpio2/PxSEL[5]}}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[5]} .single_bit_orig_name {gpio2/PxSEL[5]}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxSEL_reg[5]/QN} .original_name {gpio2/PxSEL[5]/q}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[6]} .original_name {{gpio2/PxSEL[6]}}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[6]} .single_bit_orig_name {gpio2/PxSEL[6]}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxSEL_reg[6]/QN} .original_name {gpio2/PxSEL[6]/q}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[7]} .original_name {{gpio2/PxSEL[7]}}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[7]} .single_bit_orig_name {gpio2/PxSEL[7]}
set_db -quiet {inst:MCU/gpio2/PxSEL_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxSEL_reg[7]/QN} .original_name {gpio2/PxSEL[7]/q}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[0]} .original_name {{gpio2/clr_if[0]}}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/clr_if_reg[0]} .single_bit_orig_name {gpio2/clr_if[0]}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/clr_if_reg[0]/Q} .original_name {gpio2/clr_if[0]/q}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[1]} .original_name {{gpio2/clr_if[1]}}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/clr_if_reg[1]} .single_bit_orig_name {gpio2/clr_if[1]}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/clr_if_reg[1]/Q} .original_name {gpio2/clr_if[1]/q}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[2]} .original_name {{gpio2/clr_if[2]}}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/clr_if_reg[2]} .single_bit_orig_name {gpio2/clr_if[2]}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/clr_if_reg[2]/Q} .original_name {gpio2/clr_if[2]/q}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[3]} .original_name {{gpio2/clr_if[3]}}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/clr_if_reg[3]} .single_bit_orig_name {gpio2/clr_if[3]}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/clr_if_reg[3]/Q} .original_name {gpio2/clr_if[3]/q}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[4]} .original_name {{gpio2/clr_if[4]}}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/clr_if_reg[4]} .single_bit_orig_name {gpio2/clr_if[4]}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/clr_if_reg[4]/Q} .original_name {gpio2/clr_if[4]/q}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[5]} .original_name {{gpio2/clr_if[5]}}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/clr_if_reg[5]} .single_bit_orig_name {gpio2/clr_if[5]}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/clr_if_reg[5]/Q} .original_name {gpio2/clr_if[5]/q}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[6]} .original_name {{gpio2/clr_if[6]}}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/clr_if_reg[6]} .single_bit_orig_name {gpio2/clr_if[6]}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/clr_if_reg[6]/Q} .original_name {gpio2/clr_if[6]/q}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[7]} .original_name {{gpio2/clr_if[7]}}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/clr_if_reg[7]} .single_bit_orig_name {gpio2/clr_if[7]}
set_db -quiet {inst:MCU/gpio2/clr_if_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/clr_if_reg[7]/Q} .original_name {gpio2/clr_if[7]/q}
set_db -quiet {inst:MCU/gpio2/read_data_reg[1]} .original_name {{gpio2/read_data[1]}}
set_db -quiet {inst:MCU/gpio2/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/read_data_reg[1]} .single_bit_orig_name {gpio2/read_data[1]}
set_db -quiet {inst:MCU/gpio2/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/read_data_reg[1]/Q} .original_name {gpio2/read_data[1]/q}
set_db -quiet {inst:MCU/gpio2/read_data_reg[2]} .original_name {{gpio2/read_data[2]}}
set_db -quiet {inst:MCU/gpio2/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/read_data_reg[2]} .single_bit_orig_name {gpio2/read_data[2]}
set_db -quiet {inst:MCU/gpio2/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/read_data_reg[2]/Q} .original_name {gpio2/read_data[2]/q}
set_db -quiet {inst:MCU/gpio2/read_data_reg[3]} .original_name {{gpio2/read_data[3]}}
set_db -quiet {inst:MCU/gpio2/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/read_data_reg[3]} .single_bit_orig_name {gpio2/read_data[3]}
set_db -quiet {inst:MCU/gpio2/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/read_data_reg[3]/Q} .original_name {gpio2/read_data[3]/q}
set_db -quiet {inst:MCU/gpio2/read_data_reg[4]} .original_name {{gpio2/read_data[4]}}
set_db -quiet {inst:MCU/gpio2/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/read_data_reg[4]} .single_bit_orig_name {gpio2/read_data[4]}
set_db -quiet {inst:MCU/gpio2/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/read_data_reg[4]/Q} .original_name {gpio2/read_data[4]/q}
set_db -quiet {inst:MCU/gpio2/read_data_reg[5]} .original_name {{gpio2/read_data[5]}}
set_db -quiet {inst:MCU/gpio2/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/read_data_reg[5]} .single_bit_orig_name {gpio2/read_data[5]}
set_db -quiet {inst:MCU/gpio2/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/read_data_reg[5]/Q} .original_name {gpio2/read_data[5]/q}
set_db -quiet {inst:MCU/gpio2/read_data_reg[6]} .original_name {{gpio2/read_data[6]}}
set_db -quiet {inst:MCU/gpio2/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/read_data_reg[6]} .single_bit_orig_name {gpio2/read_data[6]}
set_db -quiet {inst:MCU/gpio2/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/read_data_reg[6]/Q} .original_name {gpio2/read_data[6]/q}
set_db -quiet {inst:MCU/gpio2/read_data_reg[7]} .original_name {{gpio2/read_data[7]}}
set_db -quiet {inst:MCU/gpio2/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/read_data_reg[7]} .single_bit_orig_name {gpio2/read_data[7]}
set_db -quiet {inst:MCU/gpio2/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/read_data_reg[7]/Q} .original_name {gpio2/read_data[7]/q}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[3]} .original_name {{gpio2/PxOUT[3]}}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[3]} .single_bit_orig_name {gpio2/PxOUT[3]}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxOUT_reg[3]/Q} .original_name {gpio2/PxOUT[3]/q}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[2]} .original_name {{gpio2/PxOUT[2]}}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[2]} .single_bit_orig_name {gpio2/PxOUT[2]}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxOUT_reg[2]/Q} .original_name {gpio2/PxOUT[2]/q}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[1]} .original_name {{gpio2/PxOUT[1]}}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[1]} .single_bit_orig_name {gpio2/PxOUT[1]}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxOUT_reg[1]/Q} .original_name {gpio2/PxOUT[1]/q}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[4]} .original_name {{gpio2/PxOUT[4]}}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[4]} .single_bit_orig_name {gpio2/PxOUT[4]}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxOUT_reg[4]/Q} .original_name {gpio2/PxOUT[4]/q}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[7]} .original_name {{gpio2/PxOUT[7]}}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[7]} .single_bit_orig_name {gpio2/PxOUT[7]}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxOUT_reg[7]/Q} .original_name {gpio2/PxOUT[7]/q}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[6]} .original_name {{gpio2/PxOUT[6]}}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[6]} .single_bit_orig_name {gpio2/PxOUT[6]}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxOUT_reg[6]/Q} .original_name {gpio2/PxOUT[6]/q}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[5]} .original_name {{gpio2/PxOUT[5]}}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[5]} .single_bit_orig_name {gpio2/PxOUT[5]}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxOUT_reg[5]/Q} .original_name {gpio2/PxOUT[5]/q}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[0]} .original_name {{gpio2/PxOUT[0]}}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[0]} .single_bit_orig_name {gpio2/PxOUT[0]}
set_db -quiet {inst:MCU/gpio2/PxOUT_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxOUT_reg[0]/Q} .original_name {gpio2/PxOUT[0]/q}
set_db -quiet {inst:MCU/gpio2/read_data_reg[0]} .original_name {{gpio2/read_data[0]}}
set_db -quiet {inst:MCU/gpio2/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/read_data_reg[0]} .single_bit_orig_name {gpio2/read_data[0]}
set_db -quiet {inst:MCU/gpio2/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/read_data_reg[0]/Q} .original_name {gpio2/read_data[0]/q}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[3]} .original_name {{gpio2/PxIF[3]}}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[3]} .single_bit_orig_name {gpio2/PxIF[3]}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_reg[3]/Q} .original_name {gpio2/PxIF[3]/q}
set_db -quiet {pin:MCU/gpio2/PxIF_reg[3]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[4]} .original_name {{gpio2/PxIF[4]}}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[4]} .single_bit_orig_name {gpio2/PxIF[4]}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_reg[4]/Q} .original_name {gpio2/PxIF[4]/q}
set_db -quiet {pin:MCU/gpio2/PxIF_reg[4]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[5]} .original_name {{gpio2/PxIF[5]}}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[5]} .single_bit_orig_name {gpio2/PxIF[5]}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_reg[5]/Q} .original_name {gpio2/PxIF[5]/q}
set_db -quiet {pin:MCU/gpio2/PxIF_reg[5]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[0]} .original_name {{gpio2/PxIF[0]}}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[0]} .single_bit_orig_name {gpio2/PxIF[0]}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_reg[0]/Q} .original_name {gpio2/PxIF[0]/q}
set_db -quiet {pin:MCU/gpio2/PxIF_reg[0]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[6]} .original_name {{gpio2/PxIF[6]}}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[6]} .single_bit_orig_name {gpio2/PxIF[6]}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_reg[6]/Q} .original_name {gpio2/PxIF[6]/q}
set_db -quiet {pin:MCU/gpio2/PxIF_reg[6]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[7]} .original_name {{gpio2/PxIF[7]}}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[7]} .single_bit_orig_name {gpio2/PxIF[7]}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_reg[7]/Q} .original_name {gpio2/PxIF[7]/q}
set_db -quiet {pin:MCU/gpio2/PxIF_reg[7]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[1]} .original_name {{gpio2/PxIF[1]}}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[1]} .single_bit_orig_name {gpio2/PxIF[1]}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_reg[1]/Q} .original_name {gpio2/PxIF[1]/q}
set_db -quiet {pin:MCU/gpio2/PxIF_reg[1]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[2]} .original_name {{gpio2/PxIF[2]}}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxIF_reg[2]} .single_bit_orig_name {gpio2/PxIF[2]}
set_db -quiet {inst:MCU/gpio2/PxIF_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxIF_reg[2]/Q} .original_name {gpio2/PxIF[2]/q}
set_db -quiet {pin:MCU/gpio2/PxIF_reg[2]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[0]} .original_name {{gpio2/PxDIR[0]}}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[0]} .single_bit_orig_name {gpio2/PxDIR[0]}
set_db -quiet {inst:MCU/gpio2/PxDIR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio2/PxDIR_reg[0]/QN} .original_name {gpio2/PxDIR[0]/q}
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR0_RstValPxSEL0_RstValPxREN0_1 .hdl_user_name GPIO
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR0_RstValPxSEL0_RstValPxREN0_1 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/GPIO.vhd} {../hdl} {}}}
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR0_RstValPxSEL0_RstValPxREN0_1 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/GPIO_num_pins8_PadOUTPosLogic1_PadDIRPosLogic0_PadRENPosLogic0_RstValPxOUT0_RstValPxDIR0_RstValPxSEL0_RstValPxREN0_1 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_116 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_116 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_116 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_116 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST120/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST120/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_117 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_117 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_117 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_117 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST121/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST121/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_118 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_118 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_118 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_118 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST122/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST122/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_119 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_119 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_119 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_119 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST123/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST123/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_120 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_120 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_120 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_120 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST124/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST124/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_121 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_121 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_121 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_121 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST125/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST125/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_122 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_122 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_122 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_122 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST126/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST126/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_123 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_123 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_123 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_123 .boundary_opto strict_no
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST127/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/gpio3/RC_CG_HIER_INST127/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8173 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8173 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8173 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8173 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio3/gen_if_clks[0].CGClkIFG/CG1} .original_name {{gpio3/gen_if_clks[0].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[0].CGClkIFG/CG1} .single_bit_orig_name {gpio3/gen_if_clks[0].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[0].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/gen_if_clks[0].CGClkIFG/CG1/ECK} .original_name {gpio3/gen_if_clks[0].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8172 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8172 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8172 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8172 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio3/gen_if_clks[1].CGClkIFG/CG1} .original_name {{gpio3/gen_if_clks[1].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[1].CGClkIFG/CG1} .single_bit_orig_name {gpio3/gen_if_clks[1].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[1].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/gen_if_clks[1].CGClkIFG/CG1/ECK} .original_name {gpio3/gen_if_clks[1].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8171 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8171 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8171 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8171 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio3/gen_if_clks[2].CGClkIFG/CG1} .original_name {{gpio3/gen_if_clks[2].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[2].CGClkIFG/CG1} .single_bit_orig_name {gpio3/gen_if_clks[2].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[2].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/gen_if_clks[2].CGClkIFG/CG1/ECK} .original_name {gpio3/gen_if_clks[2].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8170 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8170 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8170 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8170 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio3/gen_if_clks[3].CGClkIFG/CG1} .original_name {{gpio3/gen_if_clks[3].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[3].CGClkIFG/CG1} .single_bit_orig_name {gpio3/gen_if_clks[3].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[3].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/gen_if_clks[3].CGClkIFG/CG1/ECK} .original_name {gpio3/gen_if_clks[3].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8169 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8169 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8169 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8169 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio3/gen_if_clks[4].CGClkIFG/CG1} .original_name {{gpio3/gen_if_clks[4].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[4].CGClkIFG/CG1} .single_bit_orig_name {gpio3/gen_if_clks[4].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[4].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/gen_if_clks[4].CGClkIFG/CG1/ECK} .original_name {gpio3/gen_if_clks[4].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8168 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8168 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8168 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8168 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio3/gen_if_clks[5].CGClkIFG/CG1} .original_name {{gpio3/gen_if_clks[5].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[5].CGClkIFG/CG1} .single_bit_orig_name {gpio3/gen_if_clks[5].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[5].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/gen_if_clks[5].CGClkIFG/CG1/ECK} .original_name {gpio3/gen_if_clks[5].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8167 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8167 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8167 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8167 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio3/gen_if_clks[6].CGClkIFG/CG1} .original_name {{gpio3/gen_if_clks[6].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[6].CGClkIFG/CG1} .single_bit_orig_name {gpio3/gen_if_clks[6].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[6].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/gen_if_clks[6].CGClkIFG/CG1/ECK} .original_name {gpio3/gen_if_clks[6].CGClkIFG/CG1/ECK}
set_db -quiet module:MCU/ClkGate_8166 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8166 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8166 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8166 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/gpio3/gen_if_clks[7].CGClkIFG/CG1} .original_name {{gpio3/gen_if_clks[7].CGClkIFG/CG1}}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[7].CGClkIFG/CG1} .single_bit_orig_name {gpio3/gen_if_clks[7].CGClkIFG/CG1}
set_db -quiet {inst:MCU/gpio3/gen_if_clks[7].CGClkIFG/CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/gen_if_clks[7].CGClkIFG/CG1/ECK} .original_name {gpio3/gen_if_clks[7].CGClkIFG/CG1/ECK}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[1]} .original_name {{gpio3/PxDIR[1]}}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[1]} .single_bit_orig_name {gpio3/PxDIR[1]}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxDIR_reg[1]/Q} .original_name {gpio3/PxDIR[1]/q}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[2]} .original_name {{gpio3/PxDIR[2]}}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[2]} .single_bit_orig_name {gpio3/PxDIR[2]}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxDIR_reg[2]/Q} .original_name {gpio3/PxDIR[2]/q}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[3]} .original_name {{gpio3/PxDIR[3]}}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[3]} .single_bit_orig_name {gpio3/PxDIR[3]}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxDIR_reg[3]/Q} .original_name {gpio3/PxDIR[3]/q}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[4]} .original_name {{gpio3/PxDIR[4]}}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[4]} .single_bit_orig_name {gpio3/PxDIR[4]}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxDIR_reg[4]/Q} .original_name {gpio3/PxDIR[4]/q}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[5]} .original_name {{gpio3/PxDIR[5]}}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[5]} .single_bit_orig_name {gpio3/PxDIR[5]}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxDIR_reg[5]/Q} .original_name {gpio3/PxDIR[5]/q}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[6]} .original_name {{gpio3/PxDIR[6]}}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[6]} .single_bit_orig_name {gpio3/PxDIR[6]}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxDIR_reg[6]/Q} .original_name {gpio3/PxDIR[6]/q}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[7]} .original_name {{gpio3/PxDIR[7]}}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[7]} .single_bit_orig_name {gpio3/PxDIR[7]}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxDIR_reg[7]/Q} .original_name {gpio3/PxDIR[7]/q}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[1]} .original_name {{gpio3/PxIES[1]}}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIES_reg[1]} .single_bit_orig_name {gpio3/PxIES[1]}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIES_reg[1]/Q} .original_name {gpio3/PxIES[1]/q}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[2]} .original_name {{gpio3/PxIES[2]}}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIES_reg[2]} .single_bit_orig_name {gpio3/PxIES[2]}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIES_reg[2]/Q} .original_name {gpio3/PxIES[2]/q}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[3]} .original_name {{gpio3/PxIES[3]}}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIES_reg[3]} .single_bit_orig_name {gpio3/PxIES[3]}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIES_reg[3]/Q} .original_name {gpio3/PxIES[3]/q}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[4]} .original_name {{gpio3/PxIES[4]}}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIES_reg[4]} .single_bit_orig_name {gpio3/PxIES[4]}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIES_reg[4]/Q} .original_name {gpio3/PxIES[4]/q}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[5]} .original_name {{gpio3/PxIES[5]}}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIES_reg[5]} .single_bit_orig_name {gpio3/PxIES[5]}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIES_reg[5]/Q} .original_name {gpio3/PxIES[5]/q}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[6]} .original_name {{gpio3/PxIES[6]}}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIES_reg[6]} .single_bit_orig_name {gpio3/PxIES[6]}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIES_reg[6]/Q} .original_name {gpio3/PxIES[6]/q}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[7]} .original_name {{gpio3/PxIES[7]}}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIES_reg[7]} .single_bit_orig_name {gpio3/PxIES[7]}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIES_reg[7]/Q} .original_name {gpio3/PxIES[7]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[1]} .original_name {{gpio3/PxIF_ltch[1]}}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[1]} .single_bit_orig_name {gpio3/PxIF_ltch[1]}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_ltch_reg[1]/Q} .original_name {gpio3/PxIF_ltch[1]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[2]} .original_name {{gpio3/PxIF_ltch[2]}}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[2]} .single_bit_orig_name {gpio3/PxIF_ltch[2]}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_ltch_reg[2]/Q} .original_name {gpio3/PxIF_ltch[2]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[3]} .original_name {{gpio3/PxIF_ltch[3]}}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[3]} .single_bit_orig_name {gpio3/PxIF_ltch[3]}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_ltch_reg[3]/Q} .original_name {gpio3/PxIF_ltch[3]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[4]} .original_name {{gpio3/PxIF_ltch[4]}}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[4]} .single_bit_orig_name {gpio3/PxIF_ltch[4]}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_ltch_reg[4]/Q} .original_name {gpio3/PxIF_ltch[4]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[5]} .original_name {{gpio3/PxIF_ltch[5]}}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[5]} .single_bit_orig_name {gpio3/PxIF_ltch[5]}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_ltch_reg[5]/Q} .original_name {gpio3/PxIF_ltch[5]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[6]} .original_name {{gpio3/PxIF_ltch[6]}}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[6]} .single_bit_orig_name {gpio3/PxIF_ltch[6]}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_ltch_reg[6]/Q} .original_name {gpio3/PxIF_ltch[6]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[7]} .original_name {{gpio3/PxIF_ltch[7]}}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[7]} .single_bit_orig_name {gpio3/PxIF_ltch[7]}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_ltch_reg[7]/Q} .original_name {gpio3/PxIF_ltch[7]/q}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[1]} .original_name {{gpio3/PxINLat[1]}}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[1]} .single_bit_orig_name {gpio3/PxINLat[1]}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxINLat_reg[1]/Q} .original_name {gpio3/PxINLat[1]/q}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[2]} .original_name {{gpio3/PxINLat[2]}}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[2]} .single_bit_orig_name {gpio3/PxINLat[2]}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxINLat_reg[2]/Q} .original_name {gpio3/PxINLat[2]/q}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[3]} .original_name {{gpio3/PxINLat[3]}}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[3]} .single_bit_orig_name {gpio3/PxINLat[3]}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxINLat_reg[3]/Q} .original_name {gpio3/PxINLat[3]/q}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[4]} .original_name {{gpio3/PxINLat[4]}}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[4]} .single_bit_orig_name {gpio3/PxINLat[4]}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxINLat_reg[4]/Q} .original_name {gpio3/PxINLat[4]/q}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[5]} .original_name {{gpio3/PxINLat[5]}}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[5]} .single_bit_orig_name {gpio3/PxINLat[5]}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxINLat_reg[5]/Q} .original_name {gpio3/PxINLat[5]/q}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[6]} .original_name {{gpio3/PxINLat[6]}}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[6]} .single_bit_orig_name {gpio3/PxINLat[6]}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxINLat_reg[6]/Q} .original_name {gpio3/PxINLat[6]/q}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[7]} .original_name {{gpio3/PxINLat[7]}}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[7]} .single_bit_orig_name {gpio3/PxINLat[7]}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxINLat_reg[7]/Q} .original_name {gpio3/PxINLat[7]/q}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[1]} .original_name {{gpio3/PxREN[1]}}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxREN_reg[1]} .single_bit_orig_name {gpio3/PxREN[1]}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxREN_reg[1]/Q} .original_name {gpio3/PxREN[1]/q}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[2]} .original_name {{gpio3/PxREN[2]}}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxREN_reg[2]} .single_bit_orig_name {gpio3/PxREN[2]}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxREN_reg[2]/Q} .original_name {gpio3/PxREN[2]/q}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[3]} .original_name {{gpio3/PxREN[3]}}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxREN_reg[3]} .single_bit_orig_name {gpio3/PxREN[3]}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxREN_reg[3]/Q} .original_name {gpio3/PxREN[3]/q}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[4]} .original_name {{gpio3/PxREN[4]}}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxREN_reg[4]} .single_bit_orig_name {gpio3/PxREN[4]}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxREN_reg[4]/Q} .original_name {gpio3/PxREN[4]/q}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[5]} .original_name {{gpio3/PxREN[5]}}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxREN_reg[5]} .single_bit_orig_name {gpio3/PxREN[5]}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxREN_reg[5]/Q} .original_name {gpio3/PxREN[5]/q}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[6]} .original_name {{gpio3/PxREN[6]}}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxREN_reg[6]} .single_bit_orig_name {gpio3/PxREN[6]}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxREN_reg[6]/Q} .original_name {gpio3/PxREN[6]/q}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[7]} .original_name {{gpio3/PxREN[7]}}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxREN_reg[7]} .single_bit_orig_name {gpio3/PxREN[7]}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxREN_reg[7]/Q} .original_name {gpio3/PxREN[7]/q}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[1]} .original_name {{gpio3/PxSEL[1]}}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[1]} .single_bit_orig_name {gpio3/PxSEL[1]}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxSEL_reg[1]/Q} .original_name {gpio3/PxSEL[1]/q}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[2]} .original_name {{gpio3/PxSEL[2]}}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[2]} .single_bit_orig_name {gpio3/PxSEL[2]}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxSEL_reg[2]/Q} .original_name {gpio3/PxSEL[2]/q}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[3]} .original_name {{gpio3/PxSEL[3]}}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[3]} .single_bit_orig_name {gpio3/PxSEL[3]}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxSEL_reg[3]/Q} .original_name {gpio3/PxSEL[3]/q}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[3]} .original_name {{gpio3/PxOUT[3]}}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[3]} .single_bit_orig_name {gpio3/PxOUT[3]}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxOUT_reg[3]/Q} .original_name {gpio3/PxOUT[3]/q}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[2]} .original_name {{gpio3/PxOUT[2]}}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[2]} .single_bit_orig_name {gpio3/PxOUT[2]}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxOUT_reg[2]/Q} .original_name {gpio3/PxOUT[2]/q}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[1]} .original_name {{gpio3/PxOUT[1]}}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[1]} .single_bit_orig_name {gpio3/PxOUT[1]}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxOUT_reg[1]/Q} .original_name {gpio3/PxOUT[1]/q}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[4]} .original_name {{gpio3/PxOUT[4]}}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[4]} .single_bit_orig_name {gpio3/PxOUT[4]}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxOUT_reg[4]/Q} .original_name {gpio3/PxOUT[4]/q}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[7]} .original_name {{gpio3/PxOUT[7]}}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[7]} .single_bit_orig_name {gpio3/PxOUT[7]}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxOUT_reg[7]/Q} .original_name {gpio3/PxOUT[7]/q}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[6]} .original_name {{gpio3/PxOUT[6]}}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[6]} .single_bit_orig_name {gpio3/PxOUT[6]}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxOUT_reg[6]/Q} .original_name {gpio3/PxOUT[6]/q}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[5]} .original_name {{gpio3/PxOUT[5]}}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[5]} .single_bit_orig_name {gpio3/PxOUT[5]}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxOUT_reg[5]/Q} .original_name {gpio3/PxOUT[5]/q}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[0]} .original_name {{gpio3/PxOUT[0]}}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[0]} .single_bit_orig_name {gpio3/PxOUT[0]}
set_db -quiet {inst:MCU/gpio3/PxOUT_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxOUT_reg[0]/Q} .original_name {gpio3/PxOUT[0]/q}
set_db -quiet {inst:MCU/gpio3/read_data_reg[0]} .original_name {{gpio3/read_data[0]}}
set_db -quiet {inst:MCU/gpio3/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/read_data_reg[0]} .single_bit_orig_name {gpio3/read_data[0]}
set_db -quiet {inst:MCU/gpio3/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/read_data_reg[0]/Q} .original_name {gpio3/read_data[0]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[3]} .original_name {{gpio3/PxIF[3]}}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[3]} .single_bit_orig_name {gpio3/PxIF[3]}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_reg[3]/Q} .original_name {gpio3/PxIF[3]/q}
set_db -quiet {pin:MCU/gpio3/PxIF_reg[3]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[4]} .original_name {{gpio3/PxIF[4]}}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[4]} .single_bit_orig_name {gpio3/PxIF[4]}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_reg[4]/Q} .original_name {gpio3/PxIF[4]/q}
set_db -quiet {pin:MCU/gpio3/PxIF_reg[4]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[5]} .original_name {{gpio3/PxIF[5]}}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[5]} .single_bit_orig_name {gpio3/PxIF[5]}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_reg[5]/Q} .original_name {gpio3/PxIF[5]/q}
set_db -quiet {pin:MCU/gpio3/PxIF_reg[5]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[0]} .original_name {{gpio3/PxIF[0]}}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[0]} .single_bit_orig_name {gpio3/PxIF[0]}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_reg[0]/Q} .original_name {gpio3/PxIF[0]/q}
set_db -quiet {pin:MCU/gpio3/PxIF_reg[0]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[6]} .original_name {{gpio3/PxIF[6]}}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[6]} .single_bit_orig_name {gpio3/PxIF[6]}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_reg[6]/Q} .original_name {gpio3/PxIF[6]/q}
set_db -quiet {pin:MCU/gpio3/PxIF_reg[6]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[7]} .original_name {{gpio3/PxIF[7]}}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[7]} .single_bit_orig_name {gpio3/PxIF[7]}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_reg[7]/Q} .original_name {gpio3/PxIF[7]/q}
set_db -quiet {pin:MCU/gpio3/PxIF_reg[7]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[1]} .original_name {{gpio3/PxIF[1]}}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[1]} .single_bit_orig_name {gpio3/PxIF[1]}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_reg[1]/Q} .original_name {gpio3/PxIF[1]/q}
set_db -quiet {pin:MCU/gpio3/PxIF_reg[1]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[2]} .original_name {{gpio3/PxIF[2]}}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_reg[2]} .single_bit_orig_name {gpio3/PxIF[2]}
set_db -quiet {inst:MCU/gpio3/PxIF_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_reg[2]/Q} .original_name {gpio3/PxIF[2]/q}
set_db -quiet {pin:MCU/gpio3/PxIF_reg[2]/Q} .dont_touch false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[0]} .original_name {{gpio3/PxDIR[0]}}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[0]} .single_bit_orig_name {gpio3/PxDIR[0]}
set_db -quiet {inst:MCU/gpio3/PxDIR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxDIR_reg[0]/Q} .original_name {gpio3/PxDIR[0]/q}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[0]} .original_name {{gpio3/PxIES[0]}}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIES_reg[0]} .single_bit_orig_name {gpio3/PxIES[0]}
set_db -quiet {inst:MCU/gpio3/PxIES_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIES_reg[0]/Q} .original_name {gpio3/PxIES[0]/q}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[0]} .original_name {{gpio3/PxIE[0]}}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIE_reg[0]} .single_bit_orig_name {gpio3/PxIE[0]}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIE_reg[0]/Q} .original_name {gpio3/PxIE[0]/q}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[1]} .original_name {{gpio3/PxIE[1]}}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIE_reg[1]} .single_bit_orig_name {gpio3/PxIE[1]}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIE_reg[1]/Q} .original_name {gpio3/PxIE[1]/q}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[2]} .original_name {{gpio3/PxIE[2]}}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIE_reg[2]} .single_bit_orig_name {gpio3/PxIE[2]}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIE_reg[2]/QN} .original_name {gpio3/PxIE[2]/q}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[3]} .original_name {{gpio3/PxIE[3]}}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIE_reg[3]} .single_bit_orig_name {gpio3/PxIE[3]}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIE_reg[3]/QN} .original_name {gpio3/PxIE[3]/q}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[4]} .original_name {{gpio3/PxIE[4]}}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIE_reg[4]} .single_bit_orig_name {gpio3/PxIE[4]}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIE_reg[4]/QN} .original_name {gpio3/PxIE[4]/q}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[5]} .original_name {{gpio3/PxIE[5]}}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIE_reg[5]} .single_bit_orig_name {gpio3/PxIE[5]}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIE_reg[5]/QN} .original_name {gpio3/PxIE[5]/q}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[6]} .original_name {{gpio3/PxIE[6]}}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIE_reg[6]} .single_bit_orig_name {gpio3/PxIE[6]}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIE_reg[6]/QN} .original_name {gpio3/PxIE[6]/q}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[7]} .original_name {{gpio3/PxIE[7]}}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIE_reg[7]} .single_bit_orig_name {gpio3/PxIE[7]}
set_db -quiet {inst:MCU/gpio3/PxIE_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIE_reg[7]/QN} .original_name {gpio3/PxIE[7]/q}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[0]} .original_name {{gpio3/PxIF_ltch[0]}}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[0]} .single_bit_orig_name {gpio3/PxIF_ltch[0]}
set_db -quiet {inst:MCU/gpio3/PxIF_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxIF_ltch_reg[0]/Q} .original_name {gpio3/PxIF_ltch[0]/q}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[0]} .original_name {{gpio3/PxINLat[0]}}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[0]} .single_bit_orig_name {gpio3/PxINLat[0]}
set_db -quiet {inst:MCU/gpio3/PxINLat_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxINLat_reg[0]/Q} .original_name {gpio3/PxINLat[0]/q}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[0]} .original_name {{gpio3/PxREN[0]}}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxREN_reg[0]} .single_bit_orig_name {gpio3/PxREN[0]}
set_db -quiet {inst:MCU/gpio3/PxREN_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxREN_reg[0]/Q} .original_name {gpio3/PxREN[0]/q}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[0]} .original_name {{gpio3/PxSEL[0]}}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[0]} .single_bit_orig_name {gpio3/PxSEL[0]}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxSEL_reg[0]/Q} .original_name {gpio3/PxSEL[0]/q}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[4]} .original_name {{gpio3/PxSEL[4]}}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[4]} .single_bit_orig_name {gpio3/PxSEL[4]}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxSEL_reg[4]/Q} .original_name {gpio3/PxSEL[4]/q}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[5]} .original_name {{gpio3/PxSEL[5]}}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[5]} .single_bit_orig_name {gpio3/PxSEL[5]}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxSEL_reg[5]/Q} .original_name {gpio3/PxSEL[5]/q}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[6]} .original_name {{gpio3/PxSEL[6]}}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[6]} .single_bit_orig_name {gpio3/PxSEL[6]}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxSEL_reg[6]/Q} .original_name {gpio3/PxSEL[6]/q}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[7]} .original_name {{gpio3/PxSEL[7]}}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[7]} .single_bit_orig_name {gpio3/PxSEL[7]}
set_db -quiet {inst:MCU/gpio3/PxSEL_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/PxSEL_reg[7]/Q} .original_name {gpio3/PxSEL[7]/q}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[0]} .original_name {{gpio3/clr_if[0]}}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/clr_if_reg[0]} .single_bit_orig_name {gpio3/clr_if[0]}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/clr_if_reg[0]/Q} .original_name {gpio3/clr_if[0]/q}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[1]} .original_name {{gpio3/clr_if[1]}}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/clr_if_reg[1]} .single_bit_orig_name {gpio3/clr_if[1]}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/clr_if_reg[1]/Q} .original_name {gpio3/clr_if[1]/q}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[2]} .original_name {{gpio3/clr_if[2]}}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/clr_if_reg[2]} .single_bit_orig_name {gpio3/clr_if[2]}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/clr_if_reg[2]/Q} .original_name {gpio3/clr_if[2]/q}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[3]} .original_name {{gpio3/clr_if[3]}}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/clr_if_reg[3]} .single_bit_orig_name {gpio3/clr_if[3]}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/clr_if_reg[3]/Q} .original_name {gpio3/clr_if[3]/q}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[4]} .original_name {{gpio3/clr_if[4]}}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/clr_if_reg[4]} .single_bit_orig_name {gpio3/clr_if[4]}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/clr_if_reg[4]/Q} .original_name {gpio3/clr_if[4]/q}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[5]} .original_name {{gpio3/clr_if[5]}}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/clr_if_reg[5]} .single_bit_orig_name {gpio3/clr_if[5]}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/clr_if_reg[5]/Q} .original_name {gpio3/clr_if[5]/q}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[6]} .original_name {{gpio3/clr_if[6]}}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/clr_if_reg[6]} .single_bit_orig_name {gpio3/clr_if[6]}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/clr_if_reg[6]/Q} .original_name {gpio3/clr_if[6]/q}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[7]} .original_name {{gpio3/clr_if[7]}}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/clr_if_reg[7]} .single_bit_orig_name {gpio3/clr_if[7]}
set_db -quiet {inst:MCU/gpio3/clr_if_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/clr_if_reg[7]/Q} .original_name {gpio3/clr_if[7]/q}
set_db -quiet {inst:MCU/gpio3/read_data_reg[1]} .original_name {{gpio3/read_data[1]}}
set_db -quiet {inst:MCU/gpio3/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/read_data_reg[1]} .single_bit_orig_name {gpio3/read_data[1]}
set_db -quiet {inst:MCU/gpio3/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/read_data_reg[1]/Q} .original_name {gpio3/read_data[1]/q}
set_db -quiet {inst:MCU/gpio3/read_data_reg[2]} .original_name {{gpio3/read_data[2]}}
set_db -quiet {inst:MCU/gpio3/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/read_data_reg[2]} .single_bit_orig_name {gpio3/read_data[2]}
set_db -quiet {inst:MCU/gpio3/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/read_data_reg[2]/Q} .original_name {gpio3/read_data[2]/q}
set_db -quiet {inst:MCU/gpio3/read_data_reg[3]} .original_name {{gpio3/read_data[3]}}
set_db -quiet {inst:MCU/gpio3/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/read_data_reg[3]} .single_bit_orig_name {gpio3/read_data[3]}
set_db -quiet {inst:MCU/gpio3/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/read_data_reg[3]/Q} .original_name {gpio3/read_data[3]/q}
set_db -quiet {inst:MCU/gpio3/read_data_reg[4]} .original_name {{gpio3/read_data[4]}}
set_db -quiet {inst:MCU/gpio3/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/read_data_reg[4]} .single_bit_orig_name {gpio3/read_data[4]}
set_db -quiet {inst:MCU/gpio3/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/read_data_reg[4]/Q} .original_name {gpio3/read_data[4]/q}
set_db -quiet {inst:MCU/gpio3/read_data_reg[5]} .original_name {{gpio3/read_data[5]}}
set_db -quiet {inst:MCU/gpio3/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/read_data_reg[5]} .single_bit_orig_name {gpio3/read_data[5]}
set_db -quiet {inst:MCU/gpio3/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/read_data_reg[5]/Q} .original_name {gpio3/read_data[5]/q}
set_db -quiet {inst:MCU/gpio3/read_data_reg[6]} .original_name {{gpio3/read_data[6]}}
set_db -quiet {inst:MCU/gpio3/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/read_data_reg[6]} .single_bit_orig_name {gpio3/read_data[6]}
set_db -quiet {inst:MCU/gpio3/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/read_data_reg[6]/Q} .original_name {gpio3/read_data[6]/q}
set_db -quiet {inst:MCU/gpio3/read_data_reg[7]} .original_name {{gpio3/read_data[7]}}
set_db -quiet {inst:MCU/gpio3/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/gpio3/read_data_reg[7]} .single_bit_orig_name {gpio3/read_data[7]}
set_db -quiet {inst:MCU/gpio3/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/gpio3/read_data_reg[7]/Q} .original_name {gpio3/read_data[7]/q}
set_db -quiet module:MCU/I2C .is_sop_cluster true
set_db -quiet module:MCU/I2C .hdl_user_name I2C
set_db -quiet module:MCU/I2C .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkDivPower2.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/I2C.vhd} {../hdl} {}}}
set_db -quiet module:MCU/I2C .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/I2C .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/ClkDivPower2_nbits4 .hdl_user_name ClkDivPower2
set_db -quiet module:MCU/ClkDivPower2_nbits4 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkDivPower2.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkDivPower2_nbits4 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkDivPower2_nbits4 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/ClkGate_8181 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8181 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8181 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8181 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/i2c0/CGMaster/CG0/CG1 .original_name i2c0/CGMaster/CG0/CG1
set_db -quiet inst:MCU/i2c0/CGMaster/CG0/CG1 .single_bit_orig_name i2c0/CGMaster/CG0/CG1
set_db -quiet inst:MCU/i2c0/CGMaster/CG0/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/CGMaster/CG0/CG1/ECK .original_name i2c0/CGMaster/CG0/CG1/ECK
set_db -quiet module:MCU/ClkGate_8180 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8180 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8180 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8180 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/i2c0/CGMaster/CG1/CG1 .original_name i2c0/CGMaster/CG1/CG1
set_db -quiet inst:MCU/i2c0/CGMaster/CG1/CG1 .single_bit_orig_name i2c0/CGMaster/CG1/CG1
set_db -quiet inst:MCU/i2c0/CGMaster/CG1/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/CGMaster/CG1/CG1/ECK .original_name i2c0/CGMaster/CG1/CG1/ECK
set_db -quiet module:MCU/RC_CG_MOD_137 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_137 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_137 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_137 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/CGMaster/RC_CG_HIER_INST141/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/CGMaster/RC_CG_HIER_INST141/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[1]} .original_name {{i2c0/CGMaster/ClkStagesFF[1]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[1]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[1]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[1]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[1]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[2]} .original_name {{i2c0/CGMaster/ClkStagesFF[2]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[2]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[2]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[2]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[2]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[3]} .original_name {{i2c0/CGMaster/ClkStagesFF[3]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[3]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[3]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[3]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[3]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[4]} .original_name {{i2c0/CGMaster/ClkStagesFF[4]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[4]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[4]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[4]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[4]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[5]} .original_name {{i2c0/CGMaster/ClkStagesFF[5]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[5]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[5]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[5]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[5]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[6]} .original_name {{i2c0/CGMaster/ClkStagesFF[6]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[6]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[6]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[6]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[6]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[7]} .original_name {{i2c0/CGMaster/ClkStagesFF[7]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[7]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[7]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[7]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[7]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[8]} .original_name {{i2c0/CGMaster/ClkStagesFF[8]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[8]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[8]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[8]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[8]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[9]} .original_name {{i2c0/CGMaster/ClkStagesFF[9]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[9]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[9]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[9]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[9]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[10]} .original_name {{i2c0/CGMaster/ClkStagesFF[10]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[10]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[10]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[10]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[10]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[11]} .original_name {{i2c0/CGMaster/ClkStagesFF[11]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[11]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[11]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[11]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[11]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[12]} .original_name {{i2c0/CGMaster/ClkStagesFF[12]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[12]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[12]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[12]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[12]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[13]} .original_name {{i2c0/CGMaster/ClkStagesFF[13]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[13]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[13]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[13]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[13]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[14]} .original_name {{i2c0/CGMaster/ClkStagesFF[14]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[14]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[14]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[14]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[14]/q}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[15]} .original_name {{i2c0/CGMaster/ClkStagesFF[15]}}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[15]} .single_bit_orig_name {i2c0/CGMaster/ClkStagesFF[15]}
set_db -quiet {inst:MCU/i2c0/CGMaster/ClkStagesFF_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/CGMaster/ClkStagesFF_reg[15]/Q} .original_name {i2c0/CGMaster/ClkStagesFF[15]/q}
set_db -quiet inst:MCU/i2c0/CGMaster/EnLat_reg .original_name i2c0/CGMaster/EnLat
set_db -quiet inst:MCU/i2c0/CGMaster/EnLat_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/CGMaster/EnLat_reg .single_bit_orig_name i2c0/CGMaster/EnLat
set_db -quiet inst:MCU/i2c0/CGMaster/EnLat_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/CGMaster/EnLat_reg/Q .original_name i2c0/CGMaster/EnLat/q
set_db -quiet module:MCU/RC_CG_MOD_124 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_124 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_124 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_124 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST128/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST128/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_125 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_125 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_125 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_125 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST129/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST129/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_126 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_126 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_126 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_126 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST130/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST130/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_127 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_127 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_127 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_127 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST131/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST131/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_128 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_128 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_128 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_128 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST132/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST132/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_129 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_129 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_129 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_129 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST133/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST133/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_130 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_130 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_130 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_130 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST134/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST134/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_131 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_131 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_131 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_131 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST135/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST135/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_132 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_132 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_132 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_132 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST136/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST136/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_133 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_133 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_133 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_133 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST137/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST137/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_134 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_134 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_134 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_134 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST138/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST138/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_135 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_135 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_135 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_135 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST139/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST139/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_136 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_136 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_136 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_136 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST140/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c0/RC_CG_HIER_INST140/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[0]} .original_name {{i2c0/I2CxAMR[0]}}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[0]} .single_bit_orig_name {i2c0/I2CxAMR[0]}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAMR_reg[0]/Q} .original_name {i2c0/I2CxAMR[0]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[1]} .original_name {{i2c0/I2CxAMR[1]}}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[1]} .single_bit_orig_name {i2c0/I2CxAMR[1]}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAMR_reg[1]/Q} .original_name {i2c0/I2CxAMR[1]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[2]} .original_name {{i2c0/I2CxAMR[2]}}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[2]} .single_bit_orig_name {i2c0/I2CxAMR[2]}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAMR_reg[2]/QN} .original_name {i2c0/I2CxAMR[2]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[3]} .original_name {{i2c0/I2CxAMR[3]}}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[3]} .single_bit_orig_name {i2c0/I2CxAMR[3]}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAMR_reg[3]/Q} .original_name {i2c0/I2CxAMR[3]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[4]} .original_name {{i2c0/I2CxAMR[4]}}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[4]} .single_bit_orig_name {i2c0/I2CxAMR[4]}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAMR_reg[4]/QN} .original_name {i2c0/I2CxAMR[4]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[5]} .original_name {{i2c0/I2CxAMR[5]}}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[5]} .single_bit_orig_name {i2c0/I2CxAMR[5]}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAMR_reg[5]/Q} .original_name {i2c0/I2CxAMR[5]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[6]} .original_name {{i2c0/I2CxAMR[6]}}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[6]} .single_bit_orig_name {i2c0/I2CxAMR[6]}
set_db -quiet {inst:MCU/i2c0/I2CxAMR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAMR_reg[6]/QN} .original_name {i2c0/I2CxAMR[6]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[0]} .original_name {{i2c0/I2CxAR[0]}}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[0]} .single_bit_orig_name {i2c0/I2CxAR[0]}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAR_reg[0]/Q} .original_name {i2c0/I2CxAR[0]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[1]} .original_name {{i2c0/I2CxAR[1]}}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[1]} .single_bit_orig_name {i2c0/I2CxAR[1]}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAR_reg[1]/Q} .original_name {i2c0/I2CxAR[1]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[2]} .original_name {{i2c0/I2CxAR[2]}}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[2]} .single_bit_orig_name {i2c0/I2CxAR[2]}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAR_reg[2]/Q} .original_name {i2c0/I2CxAR[2]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[3]} .original_name {{i2c0/I2CxAR[3]}}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[3]} .single_bit_orig_name {i2c0/I2CxAR[3]}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAR_reg[3]/Q} .original_name {i2c0/I2CxAR[3]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[4]} .original_name {{i2c0/I2CxAR[4]}}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[4]} .single_bit_orig_name {i2c0/I2CxAR[4]}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAR_reg[4]/Q} .original_name {i2c0/I2CxAR[4]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[5]} .original_name {{i2c0/I2CxAR[5]}}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[5]} .single_bit_orig_name {i2c0/I2CxAR[5]}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAR_reg[5]/Q} .original_name {i2c0/I2CxAR[5]/q}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[6]} .original_name {{i2c0/I2CxAR[6]}}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[6]} .single_bit_orig_name {i2c0/I2CxAR[6]}
set_db -quiet {inst:MCU/i2c0/I2CxAR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxAR_reg[6]/Q} .original_name {i2c0/I2CxAR[6]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[0]} .original_name {{i2c0/I2CxCR[0]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[0]} .single_bit_orig_name {i2c0/I2CxCR[0]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[0]/Q} .original_name {i2c0/I2CxCR[0]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[1]} .original_name {{i2c0/I2CxCR[1]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[1]} .single_bit_orig_name {i2c0/I2CxCR[1]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[1]/Q} .original_name {i2c0/I2CxCR[1]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[2]} .original_name {{i2c0/I2CxCR[2]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[2]} .single_bit_orig_name {i2c0/I2CxCR[2]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[2]/QN} .original_name {i2c0/I2CxCR[2]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[3]} .original_name {{i2c0/I2CxCR[3]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[3]} .single_bit_orig_name {i2c0/I2CxCR[3]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[3]/Q} .original_name {i2c0/I2CxCR[3]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[4]} .original_name {{i2c0/I2CxCR[4]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[4]} .single_bit_orig_name {i2c0/I2CxCR[4]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[4]/QN} .original_name {i2c0/I2CxCR[4]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[5]} .original_name {{i2c0/I2CxCR[5]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[5]} .single_bit_orig_name {i2c0/I2CxCR[5]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[5]/Q} .original_name {i2c0/I2CxCR[5]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[6]} .original_name {{i2c0/I2CxCR[6]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[6]} .single_bit_orig_name {i2c0/I2CxCR[6]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[6]/QN} .original_name {i2c0/I2CxCR[6]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[7]} .original_name {{i2c0/I2CxCR[7]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[7]} .single_bit_orig_name {i2c0/I2CxCR[7]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[7]/Q} .original_name {i2c0/I2CxCR[7]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[9]} .original_name {{i2c0/I2CxCR[9]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[9]} .single_bit_orig_name {i2c0/I2CxCR[9]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[9]/QN} .original_name {i2c0/I2CxCR[9]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[10]} .original_name {{i2c0/I2CxCR[10]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[10]} .single_bit_orig_name {i2c0/I2CxCR[10]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[10]/QN} .original_name {i2c0/I2CxCR[10]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[11]} .original_name {{i2c0/I2CxCR[11]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[11]} .single_bit_orig_name {i2c0/I2CxCR[11]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[11]/QN} .original_name {i2c0/I2CxCR[11]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[12]} .original_name {{i2c0/I2CxCR[12]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[12]} .single_bit_orig_name {i2c0/I2CxCR[12]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[12]/QN} .original_name {i2c0/I2CxCR[12]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[18]} .original_name {{i2c0/I2CxCR[18]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[18]} .single_bit_orig_name {i2c0/I2CxCR[18]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[18]/QN} .original_name {i2c0/I2CxCR[18]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[19]} .original_name {{i2c0/I2CxCR[19]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[19]} .single_bit_orig_name {i2c0/I2CxCR[19]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[19]/QN} .original_name {i2c0/I2CxCR[19]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[20]} .original_name {{i2c0/I2CxCR[20]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[20]} .single_bit_orig_name {i2c0/I2CxCR[20]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[20]/QN} .original_name {i2c0/I2CxCR[20]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[21]} .original_name {{i2c0/I2CxCR[21]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[21]} .single_bit_orig_name {i2c0/I2CxCR[21]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[21]/Q} .original_name {i2c0/I2CxCR[21]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[1]} .original_name {{i2c0/I2CxMRX[1]}}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[1]} .single_bit_orig_name {i2c0/I2CxMRX[1]}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMRX_reg[1]/Q} .original_name {i2c0/I2CxMRX[1]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[2]} .original_name {{i2c0/I2CxMRX[2]}}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[2]} .single_bit_orig_name {i2c0/I2CxMRX[2]}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMRX_reg[2]/Q} .original_name {i2c0/I2CxMRX[2]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[3]} .original_name {{i2c0/I2CxMRX[3]}}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[3]} .single_bit_orig_name {i2c0/I2CxMRX[3]}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMRX_reg[3]/Q} .original_name {i2c0/I2CxMRX[3]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[4]} .original_name {{i2c0/I2CxMRX[4]}}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[4]} .single_bit_orig_name {i2c0/I2CxMRX[4]}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMRX_reg[4]/Q} .original_name {i2c0/I2CxMRX[4]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[5]} .original_name {{i2c0/I2CxMRX[5]}}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[5]} .single_bit_orig_name {i2c0/I2CxMRX[5]}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMRX_reg[5]/Q} .original_name {i2c0/I2CxMRX[5]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[6]} .original_name {{i2c0/I2CxMRX[6]}}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[6]} .single_bit_orig_name {i2c0/I2CxMRX[6]}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMRX_reg[6]/Q} .original_name {i2c0/I2CxMRX[6]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[7]} .original_name {{i2c0/I2CxMRX[7]}}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[7]} .single_bit_orig_name {i2c0/I2CxMRX[7]}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMRX_reg[7]/Q} .original_name {i2c0/I2CxMRX[7]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[0]} .original_name {{i2c0/I2CxMTX[0]}}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[0]} .single_bit_orig_name {i2c0/I2CxMTX[0]}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMTX_reg[0]/Q} .original_name {i2c0/I2CxMTX[0]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[1]} .original_name {{i2c0/I2CxMTX[1]}}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[1]} .single_bit_orig_name {i2c0/I2CxMTX[1]}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMTX_reg[1]/Q} .original_name {i2c0/I2CxMTX[1]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[2]} .original_name {{i2c0/I2CxMTX[2]}}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[2]} .single_bit_orig_name {i2c0/I2CxMTX[2]}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMTX_reg[2]/Q} .original_name {i2c0/I2CxMTX[2]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[3]} .original_name {{i2c0/I2CxMTX[3]}}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[3]} .single_bit_orig_name {i2c0/I2CxMTX[3]}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMTX_reg[3]/Q} .original_name {i2c0/I2CxMTX[3]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[4]} .original_name {{i2c0/I2CxMTX[4]}}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[4]} .single_bit_orig_name {i2c0/I2CxMTX[4]}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMTX_reg[4]/Q} .original_name {i2c0/I2CxMTX[4]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[5]} .original_name {{i2c0/I2CxMTX[5]}}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[5]} .single_bit_orig_name {i2c0/I2CxMTX[5]}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMTX_reg[5]/Q} .original_name {i2c0/I2CxMTX[5]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[6]} .original_name {{i2c0/I2CxMTX[6]}}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[6]} .single_bit_orig_name {i2c0/I2CxMTX[6]}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMTX_reg[6]/Q} .original_name {i2c0/I2CxMTX[6]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[7]} .original_name {{i2c0/I2CxMTX[7]}}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[7]} .single_bit_orig_name {i2c0/I2CxMTX[7]}
set_db -quiet {inst:MCU/i2c0/I2CxMTX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMTX_reg[7]/Q} .original_name {i2c0/I2CxMTX[7]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[2]} .original_name {{i2c0/I2CxSRLat[2]}}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[2]} .single_bit_orig_name {i2c0/I2CxSRLat[2]}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSRLat_reg[2]/Q} .original_name {i2c0/I2CxSRLat[2]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[4]} .original_name {{i2c0/I2CxSRLat[4]}}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[4]} .single_bit_orig_name {i2c0/I2CxSRLat[4]}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSRLat_reg[4]/Q} .original_name {i2c0/I2CxSRLat[4]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[6]} .original_name {{i2c0/I2CxSRLat[6]}}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[6]} .single_bit_orig_name {i2c0/I2CxSRLat[6]}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSRLat_reg[6]/Q} .original_name {i2c0/I2CxSRLat[6]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[7]} .original_name {{i2c0/I2CxSRLat[7]}}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[7]} .single_bit_orig_name {i2c0/I2CxSRLat[7]}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSRLat_reg[7]/Q} .original_name {i2c0/I2CxSRLat[7]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[14]} .original_name {{i2c0/I2CxSRLat[14]}}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[14]} .single_bit_orig_name {i2c0/I2CxSRLat[14]}
set_db -quiet {inst:MCU/i2c0/I2CxSRLat_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSRLat_reg[14]/Q} .original_name {i2c0/I2CxSRLat[14]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[0]} .original_name {{i2c0/I2CxSTX[0]}}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[0]} .single_bit_orig_name {i2c0/I2CxSTX[0]}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSTX_reg[0]/Q} .original_name {i2c0/I2CxSTX[0]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[1]} .original_name {{i2c0/I2CxSTX[1]}}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[1]} .single_bit_orig_name {i2c0/I2CxSTX[1]}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSTX_reg[1]/Q} .original_name {i2c0/I2CxSTX[1]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[2]} .original_name {{i2c0/I2CxSTX[2]}}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[2]} .single_bit_orig_name {i2c0/I2CxSTX[2]}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSTX_reg[2]/Q} .original_name {i2c0/I2CxSTX[2]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[3]} .original_name {{i2c0/I2CxSTX[3]}}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[3]} .single_bit_orig_name {i2c0/I2CxSTX[3]}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSTX_reg[3]/Q} .original_name {i2c0/I2CxSTX[3]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[4]} .original_name {{i2c0/I2CxSTX[4]}}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[4]} .single_bit_orig_name {i2c0/I2CxSTX[4]}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSTX_reg[4]/Q} .original_name {i2c0/I2CxSTX[4]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[5]} .original_name {{i2c0/I2CxSTX[5]}}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[5]} .single_bit_orig_name {i2c0/I2CxSTX[5]}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSTX_reg[5]/Q} .original_name {i2c0/I2CxSTX[5]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[6]} .original_name {{i2c0/I2CxSTX[6]}}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[6]} .single_bit_orig_name {i2c0/I2CxSTX[6]}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSTX_reg[6]/Q} .original_name {i2c0/I2CxSTX[6]/q}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[7]} .original_name {{i2c0/I2CxSTX[7]}}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[7]} .single_bit_orig_name {i2c0/I2CxSTX[7]}
set_db -quiet {inst:MCU/i2c0/I2CxSTX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxSTX_reg[7]/Q} .original_name {i2c0/I2CxSTX[7]/q}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[1]} .original_name {{i2c0/MasterData[1]}}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterData_reg[1]} .single_bit_orig_name {i2c0/MasterData[1]}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterData_reg[1]/Q} .original_name {i2c0/MasterData[1]/q}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[2]} .original_name {{i2c0/MasterData[2]}}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterData_reg[2]} .single_bit_orig_name {i2c0/MasterData[2]}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterData_reg[2]/Q} .original_name {i2c0/MasterData[2]/q}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[3]} .original_name {{i2c0/MasterData[3]}}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterData_reg[3]} .single_bit_orig_name {i2c0/MasterData[3]}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterData_reg[3]/Q} .original_name {i2c0/MasterData[3]/q}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[4]} .original_name {{i2c0/MasterData[4]}}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterData_reg[4]} .single_bit_orig_name {i2c0/MasterData[4]}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterData_reg[4]/Q} .original_name {i2c0/MasterData[4]/q}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[5]} .original_name {{i2c0/MasterData[5]}}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterData_reg[5]} .single_bit_orig_name {i2c0/MasterData[5]}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterData_reg[5]/Q} .original_name {i2c0/MasterData[5]/q}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[6]} .original_name {{i2c0/MasterData[6]}}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterData_reg[6]} .single_bit_orig_name {i2c0/MasterData[6]}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterData_reg[6]/Q} .original_name {i2c0/MasterData[6]/q}
set_db -quiet inst:MCU/i2c0/ClearI2CMSPS_reg .original_name i2c0/ClearI2CMSPS
set_db -quiet inst:MCU/i2c0/ClearI2CMSPS_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/ClearI2CMSPS_reg .single_bit_orig_name i2c0/ClearI2CMSPS
set_db -quiet inst:MCU/i2c0/ClearI2CMSPS_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/ClearI2CMSPS_reg/Q .original_name i2c0/ClearI2CMSPS/q
set_db -quiet inst:MCU/i2c0/ClearI2CMSTS_reg .original_name i2c0/ClearI2CMSTS
set_db -quiet inst:MCU/i2c0/ClearI2CMSTS_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/ClearI2CMSTS_reg .single_bit_orig_name i2c0/ClearI2CMSTS
set_db -quiet inst:MCU/i2c0/ClearI2CMSTS_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/ClearI2CMSTS_reg/Q .original_name i2c0/ClearI2CMSTS/q
set_db -quiet inst:MCU/i2c0/ClearI2CMST_reg .original_name i2c0/ClearI2CMST
set_db -quiet inst:MCU/i2c0/ClearI2CMST_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/ClearI2CMST_reg .single_bit_orig_name i2c0/ClearI2CMST
set_db -quiet inst:MCU/i2c0/ClearI2CMST_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/ClearI2CMST_reg/Q .original_name i2c0/ClearI2CMST/q
set_db -quiet inst:MCU/i2c0/ClearI2CMTXE_reg .original_name i2c0/ClearI2CMTXE
set_db -quiet inst:MCU/i2c0/ClearI2CMTXE_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/ClearI2CMTXE_reg .single_bit_orig_name i2c0/ClearI2CMTXE
set_db -quiet inst:MCU/i2c0/ClearI2CMTXE_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/ClearI2CMTXE_reg/Q .original_name i2c0/ClearI2CMTXE/q
set_db -quiet inst:MCU/i2c0/ClearI2CMXC_reg .original_name i2c0/ClearI2CMXC
set_db -quiet inst:MCU/i2c0/ClearI2CMXC_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/ClearI2CMXC_reg .single_bit_orig_name i2c0/ClearI2CMXC
set_db -quiet inst:MCU/i2c0/ClearI2CMXC_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/ClearI2CMXC_reg/Q .original_name i2c0/ClearI2CMXC/q
set_db -quiet inst:MCU/i2c0/I2CMCB_reg .original_name i2c0/I2CMCB
set_db -quiet inst:MCU/i2c0/I2CMCB_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/I2CMCB_reg .single_bit_orig_name i2c0/I2CMCB
set_db -quiet inst:MCU/i2c0/I2CMCB_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/I2CMCB_reg/Q .original_name i2c0/I2CMCB/q
set_db -quiet inst:MCU/i2c0/I2CMRB_reg .original_name i2c0/I2CMRB
set_db -quiet inst:MCU/i2c0/I2CMRB_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/I2CMRB_reg .single_bit_orig_name i2c0/I2CMRB
set_db -quiet inst:MCU/i2c0/I2CMRB_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/I2CMRB_reg/Q .original_name i2c0/I2CMRB/q
set_db -quiet inst:MCU/i2c0/I2CMSPS_reg .original_name i2c0/I2CMSPS
set_db -quiet inst:MCU/i2c0/I2CMSPS_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/I2CMSPS_reg .single_bit_orig_name i2c0/I2CMSPS
set_db -quiet inst:MCU/i2c0/I2CMSPS_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/I2CMSPS_reg/Q .original_name i2c0/I2CMSPS/q
set_db -quiet inst:MCU/i2c0/I2CMSP_reg .original_name i2c0/I2CMSP
set_db -quiet inst:MCU/i2c0/I2CMSP_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/I2CMSP_reg .single_bit_orig_name i2c0/I2CMSP
set_db -quiet inst:MCU/i2c0/I2CMSP_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/I2CMSP_reg/Q .original_name i2c0/I2CMSP/q
set_db -quiet inst:MCU/i2c0/I2CMSTS_reg .original_name i2c0/I2CMSTS
set_db -quiet inst:MCU/i2c0/I2CMSTS_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/I2CMSTS_reg .single_bit_orig_name i2c0/I2CMSTS
set_db -quiet inst:MCU/i2c0/I2CMSTS_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/I2CMSTS_reg/Q .original_name i2c0/I2CMSTS/q
set_db -quiet inst:MCU/i2c0/I2CMST_reg .original_name i2c0/I2CMST
set_db -quiet inst:MCU/i2c0/I2CMST_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/I2CMST_reg .single_bit_orig_name i2c0/I2CMST
set_db -quiet inst:MCU/i2c0/I2CMST_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/I2CMST_reg/Q .original_name i2c0/I2CMST/q
set_db -quiet inst:MCU/i2c0/I2CMTXE_reg .original_name i2c0/I2CMTXE
set_db -quiet inst:MCU/i2c0/I2CMTXE_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/I2CMTXE_reg .single_bit_orig_name i2c0/I2CMTXE
set_db -quiet inst:MCU/i2c0/I2CMTXE_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/I2CMTXE_reg/Q .original_name i2c0/I2CMTXE/q
set_db -quiet inst:MCU/i2c0/I2CMXC_reg .original_name i2c0/I2CMXC
set_db -quiet inst:MCU/i2c0/I2CMXC_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/I2CMXC_reg .single_bit_orig_name i2c0/I2CMXC
set_db -quiet inst:MCU/i2c0/I2CMXC_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/I2CMXC_reg/Q .original_name i2c0/I2CMXC/q
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[8]} .original_name {{i2c0/I2CxCR[8]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[8]} .single_bit_orig_name {i2c0/I2CxCR[8]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[8]/Q} .original_name {i2c0/I2CxCR[8]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[15]} .original_name {{i2c0/I2CxCR[15]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[15]} .single_bit_orig_name {i2c0/I2CxCR[15]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[15]/Q} .original_name {i2c0/I2CxCR[15]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[17]} .original_name {{i2c0/I2CxCR[17]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[17]} .single_bit_orig_name {i2c0/I2CxCR[17]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[17]/Q} .original_name {i2c0/I2CxCR[17]/q}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[0]} .original_name {{i2c0/I2CxMRX[0]}}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[0]} .single_bit_orig_name {i2c0/I2CxMRX[0]}
set_db -quiet {inst:MCU/i2c0/I2CxMRX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxMRX_reg[0]/Q} .original_name {i2c0/I2CxMRX[0]/q}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[0]} .original_name {{i2c0/MasterBit[0]}}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[0]} .single_bit_orig_name {i2c0/MasterBit[0]}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterBit_reg[0]/Q} .original_name {i2c0/MasterBit[0]/q}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[1]} .original_name {{i2c0/MasterBit[1]}}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[1]} .single_bit_orig_name {i2c0/MasterBit[1]}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterBit_reg[1]/Q} .original_name {i2c0/MasterBit[1]/q}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[2]} .original_name {{i2c0/MasterBit[2]}}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[2]} .single_bit_orig_name {i2c0/MasterBit[2]}
set_db -quiet {inst:MCU/i2c0/MasterBit_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterBit_reg[2]/Q} .original_name {i2c0/MasterBit[2]/q}
set_db -quiet inst:MCU/i2c0/MasterSCL_reg .original_name i2c0/MasterSCL
set_db -quiet inst:MCU/i2c0/MasterSCL_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/MasterSCL_reg .single_bit_orig_name i2c0/MasterSCL
set_db -quiet inst:MCU/i2c0/MasterSCL_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/MasterSCL_reg/Q .original_name i2c0/MasterSCL/q
set_db -quiet inst:MCU/i2c0/MasterSDA_reg .original_name i2c0/MasterSDA
set_db -quiet inst:MCU/i2c0/MasterSDA_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/MasterSDA_reg .single_bit_orig_name i2c0/MasterSDA
set_db -quiet inst:MCU/i2c0/MasterSDA_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/MasterSDA_reg/Q .original_name i2c0/MasterSDA/q
set_db -quiet {inst:MCU/i2c0/MasterState_reg[0]} .original_name {{i2c0/MasterState[0]}}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterState_reg[0]} .single_bit_orig_name {i2c0/MasterState[0]}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterState_reg[0]/Q} .original_name {i2c0/MasterState[0]/q}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[1]} .original_name {{i2c0/MasterState[1]}}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterState_reg[1]} .single_bit_orig_name {i2c0/MasterState[1]}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterState_reg[1]/Q} .original_name {i2c0/MasterState[1]/q}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[2]} .original_name {{i2c0/MasterState[2]}}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterState_reg[2]} .single_bit_orig_name {i2c0/MasterState[2]}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterState_reg[2]/Q} .original_name {i2c0/MasterState[2]/q}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[3]} .original_name {{i2c0/MasterState[3]}}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterState_reg[3]} .single_bit_orig_name {i2c0/MasterState[3]}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterState_reg[3]/Q} .original_name {i2c0/MasterState[3]/q}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[4]} .original_name {{i2c0/MasterState[4]}}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterState_reg[4]} .single_bit_orig_name {i2c0/MasterState[4]}
set_db -quiet {inst:MCU/i2c0/MasterState_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterState_reg[4]/Q} .original_name {i2c0/MasterState[4]/q}
set_db -quiet inst:MCU/i2c0/MasterWrite_reg .original_name i2c0/MasterWrite
set_db -quiet inst:MCU/i2c0/MasterWrite_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/MasterWrite_reg .single_bit_orig_name i2c0/MasterWrite
set_db -quiet inst:MCU/i2c0/MasterWrite_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/MasterWrite_reg/Q .original_name i2c0/MasterWrite/q
set_db -quiet inst:MCU/i2c0/ClearI2CMRB_reg .original_name i2c0/ClearI2CMRB
set_db -quiet inst:MCU/i2c0/ClearI2CMRB_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/ClearI2CMRB_reg .single_bit_orig_name i2c0/ClearI2CMRB
set_db -quiet inst:MCU/i2c0/ClearI2CMRB_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/ClearI2CMRB_reg/Q .original_name i2c0/ClearI2CMRB/q
set_db -quiet {inst:MCU/i2c0/MasterData_reg[0]} .original_name {{i2c0/MasterData[0]}}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterData_reg[0]} .single_bit_orig_name {i2c0/MasterData[0]}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterData_reg[0]/Q} .original_name {i2c0/MasterData[0]/q}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[7]} .original_name {{i2c0/MasterData[7]}}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/MasterData_reg[7]} .single_bit_orig_name {i2c0/MasterData[7]}
set_db -quiet {inst:MCU/i2c0/MasterData_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/MasterData_reg[7]/Q} .original_name {i2c0/MasterData[7]/q}
set_db -quiet inst:MCU/i2c0/ClearI2CMSP_reg .original_name i2c0/ClearI2CMSP
set_db -quiet inst:MCU/i2c0/ClearI2CMSP_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/ClearI2CMSP_reg .single_bit_orig_name i2c0/ClearI2CMSP
set_db -quiet inst:MCU/i2c0/ClearI2CMSP_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/ClearI2CMSP_reg/Q .original_name i2c0/ClearI2CMSP/q
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[16]} .original_name {{i2c0/I2CxCR[16]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[16]} .single_bit_orig_name {i2c0/I2CxCR[16]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[16]/Q} .original_name {i2c0/I2CxCR[16]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[13]} .original_name {{i2c0/I2CxCR[13]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[13]} .single_bit_orig_name {i2c0/I2CxCR[13]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[13]/Q} .original_name {i2c0/I2CxCR[13]/q}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[14]} .original_name {{i2c0/I2CxCR[14]}}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[14]} .single_bit_orig_name {i2c0/I2CxCR[14]}
set_db -quiet {inst:MCU/i2c0/I2CxCR_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c0/I2CxCR_reg[14]/Q} .original_name {i2c0/I2CxCR[14]/q}
set_db -quiet inst:MCU/i2c0/ClearMasterWrite_reg .original_name i2c0/ClearMasterWrite
set_db -quiet inst:MCU/i2c0/ClearMasterWrite_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c0/ClearMasterWrite_reg .single_bit_orig_name i2c0/ClearMasterWrite
set_db -quiet inst:MCU/i2c0/ClearMasterWrite_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c0/ClearMasterWrite_reg/QN .original_name i2c0/ClearMasterWrite/q
set_db -quiet module:MCU/I2C_2720 .is_sop_cluster true
set_db -quiet module:MCU/I2C_2720 .hdl_user_name I2C
set_db -quiet module:MCU/I2C_2720 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkDivPower2.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/I2C.vhd} {../hdl} {}}}
set_db -quiet module:MCU/I2C_2720 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/I2C_2720 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/ClkDivPower2_nbits4_2633 .hdl_user_name ClkDivPower2
set_db -quiet module:MCU/ClkDivPower2_nbits4_2633 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkDivPower2.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkDivPower2_nbits4_2633 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkDivPower2_nbits4_2633 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/ClkGate_8162 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8162 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8162 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8162 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/i2c1/CGMaster/CG0/CG1 .original_name i2c1/CGMaster/CG0/CG1
set_db -quiet inst:MCU/i2c1/CGMaster/CG0/CG1 .single_bit_orig_name i2c1/CGMaster/CG0/CG1
set_db -quiet inst:MCU/i2c1/CGMaster/CG0/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/CGMaster/CG0/CG1/ECK .original_name i2c1/CGMaster/CG0/CG1/ECK
set_db -quiet module:MCU/ClkGate_8161 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8161 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8161 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8161 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/i2c1/CGMaster/CG1/CG1 .original_name i2c1/CGMaster/CG1/CG1
set_db -quiet inst:MCU/i2c1/CGMaster/CG1/CG1 .single_bit_orig_name i2c1/CGMaster/CG1/CG1
set_db -quiet inst:MCU/i2c1/CGMaster/CG1/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/CGMaster/CG1/CG1/ECK .original_name i2c1/CGMaster/CG1/CG1/ECK
set_db -quiet module:MCU/RC_CG_MOD_151 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_151 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_151 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_151 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/CGMaster/RC_CG_HIER_INST155/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/CGMaster/RC_CG_HIER_INST155/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[1]} .original_name {{i2c1/CGMaster/ClkStagesFF[1]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[1]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[1]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[1]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[1]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[2]} .original_name {{i2c1/CGMaster/ClkStagesFF[2]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[2]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[2]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[2]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[2]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[3]} .original_name {{i2c1/CGMaster/ClkStagesFF[3]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[3]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[3]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[3]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[3]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[4]} .original_name {{i2c1/CGMaster/ClkStagesFF[4]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[4]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[4]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[4]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[4]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[5]} .original_name {{i2c1/CGMaster/ClkStagesFF[5]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[5]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[5]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[5]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[5]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[6]} .original_name {{i2c1/CGMaster/ClkStagesFF[6]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[6]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[6]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[6]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[6]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[7]} .original_name {{i2c1/CGMaster/ClkStagesFF[7]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[7]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[7]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[7]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[7]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[8]} .original_name {{i2c1/CGMaster/ClkStagesFF[8]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[8]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[8]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[8]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[8]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[9]} .original_name {{i2c1/CGMaster/ClkStagesFF[9]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[9]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[9]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[9]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[9]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[10]} .original_name {{i2c1/CGMaster/ClkStagesFF[10]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[10]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[10]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[10]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[10]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[11]} .original_name {{i2c1/CGMaster/ClkStagesFF[11]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[11]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[11]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[11]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[11]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[12]} .original_name {{i2c1/CGMaster/ClkStagesFF[12]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[12]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[12]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[12]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[12]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[13]} .original_name {{i2c1/CGMaster/ClkStagesFF[13]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[13]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[13]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[13]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[13]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[14]} .original_name {{i2c1/CGMaster/ClkStagesFF[14]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[14]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[14]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[14]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[14]/q}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[15]} .original_name {{i2c1/CGMaster/ClkStagesFF[15]}}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[15]} .single_bit_orig_name {i2c1/CGMaster/ClkStagesFF[15]}
set_db -quiet {inst:MCU/i2c1/CGMaster/ClkStagesFF_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/CGMaster/ClkStagesFF_reg[15]/Q} .original_name {i2c1/CGMaster/ClkStagesFF[15]/q}
set_db -quiet inst:MCU/i2c1/CGMaster/EnLat_reg .original_name i2c1/CGMaster/EnLat
set_db -quiet inst:MCU/i2c1/CGMaster/EnLat_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/CGMaster/EnLat_reg .single_bit_orig_name i2c1/CGMaster/EnLat
set_db -quiet inst:MCU/i2c1/CGMaster/EnLat_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/CGMaster/EnLat_reg/Q .original_name i2c1/CGMaster/EnLat/q
set_db -quiet module:MCU/RC_CG_MOD_138 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_138 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_138 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_138 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST142/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST142/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_139 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_139 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_139 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_139 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST143/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST143/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_140 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_140 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_140 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_140 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST144/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST144/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_141 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_141 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_141 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_141 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST145/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST145/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_142 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_142 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_142 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_142 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST146/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST146/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_143 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_143 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_143 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_143 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST147/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST147/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_144 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_144 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_144 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_144 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST148/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST148/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_145 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_145 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_145 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_145 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST149/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST149/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_146 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_146 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_146 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_146 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST150/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST150/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_147 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_147 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_147 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_147 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST151/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST151/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_148 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_148 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_148 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_148 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST152/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST152/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_149 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_149 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_149 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_149 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST153/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST153/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_150 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_150 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_150 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_150 .boundary_opto strict_no
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST154/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/i2c1/RC_CG_HIER_INST154/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[0]} .original_name {{i2c1/I2CxAMR[0]}}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[0]} .single_bit_orig_name {i2c1/I2CxAMR[0]}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAMR_reg[0]/Q} .original_name {i2c1/I2CxAMR[0]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[1]} .original_name {{i2c1/I2CxAMR[1]}}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[1]} .single_bit_orig_name {i2c1/I2CxAMR[1]}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAMR_reg[1]/Q} .original_name {i2c1/I2CxAMR[1]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[2]} .original_name {{i2c1/I2CxAMR[2]}}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[2]} .single_bit_orig_name {i2c1/I2CxAMR[2]}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAMR_reg[2]/QN} .original_name {i2c1/I2CxAMR[2]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[3]} .original_name {{i2c1/I2CxAMR[3]}}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[3]} .single_bit_orig_name {i2c1/I2CxAMR[3]}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAMR_reg[3]/Q} .original_name {i2c1/I2CxAMR[3]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[4]} .original_name {{i2c1/I2CxAMR[4]}}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[4]} .single_bit_orig_name {i2c1/I2CxAMR[4]}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAMR_reg[4]/QN} .original_name {i2c1/I2CxAMR[4]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[5]} .original_name {{i2c1/I2CxAMR[5]}}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[5]} .single_bit_orig_name {i2c1/I2CxAMR[5]}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAMR_reg[5]/Q} .original_name {i2c1/I2CxAMR[5]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[6]} .original_name {{i2c1/I2CxAMR[6]}}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[6]} .single_bit_orig_name {i2c1/I2CxAMR[6]}
set_db -quiet {inst:MCU/i2c1/I2CxAMR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAMR_reg[6]/QN} .original_name {i2c1/I2CxAMR[6]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[0]} .original_name {{i2c1/I2CxAR[0]}}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[0]} .single_bit_orig_name {i2c1/I2CxAR[0]}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAR_reg[0]/Q} .original_name {i2c1/I2CxAR[0]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[1]} .original_name {{i2c1/I2CxAR[1]}}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[1]} .single_bit_orig_name {i2c1/I2CxAR[1]}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAR_reg[1]/Q} .original_name {i2c1/I2CxAR[1]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[2]} .original_name {{i2c1/I2CxAR[2]}}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[2]} .single_bit_orig_name {i2c1/I2CxAR[2]}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAR_reg[2]/Q} .original_name {i2c1/I2CxAR[2]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[3]} .original_name {{i2c1/I2CxAR[3]}}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[3]} .single_bit_orig_name {i2c1/I2CxAR[3]}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAR_reg[3]/Q} .original_name {i2c1/I2CxAR[3]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[4]} .original_name {{i2c1/I2CxAR[4]}}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[4]} .single_bit_orig_name {i2c1/I2CxAR[4]}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAR_reg[4]/Q} .original_name {i2c1/I2CxAR[4]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[5]} .original_name {{i2c1/I2CxAR[5]}}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[5]} .single_bit_orig_name {i2c1/I2CxAR[5]}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAR_reg[5]/Q} .original_name {i2c1/I2CxAR[5]/q}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[6]} .original_name {{i2c1/I2CxAR[6]}}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[6]} .single_bit_orig_name {i2c1/I2CxAR[6]}
set_db -quiet {inst:MCU/i2c1/I2CxAR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxAR_reg[6]/Q} .original_name {i2c1/I2CxAR[6]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[0]} .original_name {{i2c1/I2CxCR[0]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[0]} .single_bit_orig_name {i2c1/I2CxCR[0]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[0]/Q} .original_name {i2c1/I2CxCR[0]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[1]} .original_name {{i2c1/I2CxCR[1]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[1]} .single_bit_orig_name {i2c1/I2CxCR[1]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[1]/Q} .original_name {i2c1/I2CxCR[1]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[2]} .original_name {{i2c1/I2CxCR[2]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[2]} .single_bit_orig_name {i2c1/I2CxCR[2]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[2]/QN} .original_name {i2c1/I2CxCR[2]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[3]} .original_name {{i2c1/I2CxCR[3]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[3]} .single_bit_orig_name {i2c1/I2CxCR[3]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[3]/Q} .original_name {i2c1/I2CxCR[3]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[4]} .original_name {{i2c1/I2CxCR[4]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[4]} .single_bit_orig_name {i2c1/I2CxCR[4]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[4]/QN} .original_name {i2c1/I2CxCR[4]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[5]} .original_name {{i2c1/I2CxCR[5]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[5]} .single_bit_orig_name {i2c1/I2CxCR[5]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[5]/Q} .original_name {i2c1/I2CxCR[5]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[6]} .original_name {{i2c1/I2CxCR[6]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[6]} .single_bit_orig_name {i2c1/I2CxCR[6]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[6]/QN} .original_name {i2c1/I2CxCR[6]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[7]} .original_name {{i2c1/I2CxCR[7]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[7]} .single_bit_orig_name {i2c1/I2CxCR[7]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[7]/Q} .original_name {i2c1/I2CxCR[7]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[8]} .original_name {{i2c1/I2CxCR[8]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[8]} .single_bit_orig_name {i2c1/I2CxCR[8]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[8]/QN} .original_name {i2c1/I2CxCR[8]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[9]} .original_name {{i2c1/I2CxCR[9]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[9]} .single_bit_orig_name {i2c1/I2CxCR[9]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[9]/QN} .original_name {i2c1/I2CxCR[9]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[10]} .original_name {{i2c1/I2CxCR[10]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[10]} .single_bit_orig_name {i2c1/I2CxCR[10]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[10]/QN} .original_name {i2c1/I2CxCR[10]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[11]} .original_name {{i2c1/I2CxCR[11]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[11]} .single_bit_orig_name {i2c1/I2CxCR[11]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[11]/QN} .original_name {i2c1/I2CxCR[11]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[12]} .original_name {{i2c1/I2CxCR[12]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[12]} .single_bit_orig_name {i2c1/I2CxCR[12]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[12]/QN} .original_name {i2c1/I2CxCR[12]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[17]} .original_name {{i2c1/I2CxCR[17]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[17]} .single_bit_orig_name {i2c1/I2CxCR[17]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[17]/QN} .original_name {i2c1/I2CxCR[17]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[18]} .original_name {{i2c1/I2CxCR[18]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[18]} .single_bit_orig_name {i2c1/I2CxCR[18]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[18]/QN} .original_name {i2c1/I2CxCR[18]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[19]} .original_name {{i2c1/I2CxCR[19]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[19]} .single_bit_orig_name {i2c1/I2CxCR[19]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[19]/QN} .original_name {i2c1/I2CxCR[19]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[20]} .original_name {{i2c1/I2CxCR[20]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[20]} .single_bit_orig_name {i2c1/I2CxCR[20]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[20]/QN} .original_name {i2c1/I2CxCR[20]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[2]} .original_name {{i2c1/I2CxMRX[2]}}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[2]} .single_bit_orig_name {i2c1/I2CxMRX[2]}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMRX_reg[2]/Q} .original_name {i2c1/I2CxMRX[2]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[3]} .original_name {{i2c1/I2CxMRX[3]}}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[3]} .single_bit_orig_name {i2c1/I2CxMRX[3]}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMRX_reg[3]/Q} .original_name {i2c1/I2CxMRX[3]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[4]} .original_name {{i2c1/I2CxMRX[4]}}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[4]} .single_bit_orig_name {i2c1/I2CxMRX[4]}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMRX_reg[4]/Q} .original_name {i2c1/I2CxMRX[4]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[5]} .original_name {{i2c1/I2CxMRX[5]}}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[5]} .single_bit_orig_name {i2c1/I2CxMRX[5]}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMRX_reg[5]/Q} .original_name {i2c1/I2CxMRX[5]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[6]} .original_name {{i2c1/I2CxMRX[6]}}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[6]} .single_bit_orig_name {i2c1/I2CxMRX[6]}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMRX_reg[6]/Q} .original_name {i2c1/I2CxMRX[6]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[7]} .original_name {{i2c1/I2CxMRX[7]}}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[7]} .single_bit_orig_name {i2c1/I2CxMRX[7]}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMRX_reg[7]/Q} .original_name {i2c1/I2CxMRX[7]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[0]} .original_name {{i2c1/I2CxMTX[0]}}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[0]} .single_bit_orig_name {i2c1/I2CxMTX[0]}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMTX_reg[0]/Q} .original_name {i2c1/I2CxMTX[0]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[1]} .original_name {{i2c1/I2CxMTX[1]}}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[1]} .single_bit_orig_name {i2c1/I2CxMTX[1]}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMTX_reg[1]/Q} .original_name {i2c1/I2CxMTX[1]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[2]} .original_name {{i2c1/I2CxMTX[2]}}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[2]} .single_bit_orig_name {i2c1/I2CxMTX[2]}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMTX_reg[2]/Q} .original_name {i2c1/I2CxMTX[2]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[3]} .original_name {{i2c1/I2CxMTX[3]}}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[3]} .single_bit_orig_name {i2c1/I2CxMTX[3]}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMTX_reg[3]/Q} .original_name {i2c1/I2CxMTX[3]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[4]} .original_name {{i2c1/I2CxMTX[4]}}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[4]} .single_bit_orig_name {i2c1/I2CxMTX[4]}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMTX_reg[4]/Q} .original_name {i2c1/I2CxMTX[4]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[5]} .original_name {{i2c1/I2CxMTX[5]}}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[5]} .single_bit_orig_name {i2c1/I2CxMTX[5]}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMTX_reg[5]/Q} .original_name {i2c1/I2CxMTX[5]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[6]} .original_name {{i2c1/I2CxMTX[6]}}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[6]} .single_bit_orig_name {i2c1/I2CxMTX[6]}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMTX_reg[6]/Q} .original_name {i2c1/I2CxMTX[6]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[7]} .original_name {{i2c1/I2CxMTX[7]}}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[7]} .single_bit_orig_name {i2c1/I2CxMTX[7]}
set_db -quiet {inst:MCU/i2c1/I2CxMTX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMTX_reg[7]/Q} .original_name {i2c1/I2CxMTX[7]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[2]} .original_name {{i2c1/I2CxSRLat[2]}}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[2]} .single_bit_orig_name {i2c1/I2CxSRLat[2]}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSRLat_reg[2]/Q} .original_name {i2c1/I2CxSRLat[2]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[4]} .original_name {{i2c1/I2CxSRLat[4]}}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[4]} .single_bit_orig_name {i2c1/I2CxSRLat[4]}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSRLat_reg[4]/Q} .original_name {i2c1/I2CxSRLat[4]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[6]} .original_name {{i2c1/I2CxSRLat[6]}}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[6]} .single_bit_orig_name {i2c1/I2CxSRLat[6]}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSRLat_reg[6]/Q} .original_name {i2c1/I2CxSRLat[6]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[7]} .original_name {{i2c1/I2CxSRLat[7]}}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[7]} .single_bit_orig_name {i2c1/I2CxSRLat[7]}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSRLat_reg[7]/Q} .original_name {i2c1/I2CxSRLat[7]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[14]} .original_name {{i2c1/I2CxSRLat[14]}}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[14]} .single_bit_orig_name {i2c1/I2CxSRLat[14]}
set_db -quiet {inst:MCU/i2c1/I2CxSRLat_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSRLat_reg[14]/Q} .original_name {i2c1/I2CxSRLat[14]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[0]} .original_name {{i2c1/I2CxSTX[0]}}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[0]} .single_bit_orig_name {i2c1/I2CxSTX[0]}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSTX_reg[0]/Q} .original_name {i2c1/I2CxSTX[0]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[1]} .original_name {{i2c1/I2CxSTX[1]}}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[1]} .single_bit_orig_name {i2c1/I2CxSTX[1]}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSTX_reg[1]/Q} .original_name {i2c1/I2CxSTX[1]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[2]} .original_name {{i2c1/I2CxSTX[2]}}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[2]} .single_bit_orig_name {i2c1/I2CxSTX[2]}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSTX_reg[2]/Q} .original_name {i2c1/I2CxSTX[2]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[3]} .original_name {{i2c1/I2CxSTX[3]}}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[3]} .single_bit_orig_name {i2c1/I2CxSTX[3]}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSTX_reg[3]/Q} .original_name {i2c1/I2CxSTX[3]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[4]} .original_name {{i2c1/I2CxSTX[4]}}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[4]} .single_bit_orig_name {i2c1/I2CxSTX[4]}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSTX_reg[4]/Q} .original_name {i2c1/I2CxSTX[4]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[5]} .original_name {{i2c1/I2CxSTX[5]}}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[5]} .single_bit_orig_name {i2c1/I2CxSTX[5]}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSTX_reg[5]/Q} .original_name {i2c1/I2CxSTX[5]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[6]} .original_name {{i2c1/I2CxSTX[6]}}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[6]} .single_bit_orig_name {i2c1/I2CxSTX[6]}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSTX_reg[6]/Q} .original_name {i2c1/I2CxSTX[6]/q}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[7]} .original_name {{i2c1/I2CxSTX[7]}}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[7]} .single_bit_orig_name {i2c1/I2CxSTX[7]}
set_db -quiet {inst:MCU/i2c1/I2CxSTX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxSTX_reg[7]/Q} .original_name {i2c1/I2CxSTX[7]/q}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[2]} .original_name {{i2c1/MasterData[2]}}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterData_reg[2]} .single_bit_orig_name {i2c1/MasterData[2]}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterData_reg[2]/Q} .original_name {i2c1/MasterData[2]/q}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[3]} .original_name {{i2c1/MasterData[3]}}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterData_reg[3]} .single_bit_orig_name {i2c1/MasterData[3]}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterData_reg[3]/Q} .original_name {i2c1/MasterData[3]/q}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[4]} .original_name {{i2c1/MasterData[4]}}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterData_reg[4]} .single_bit_orig_name {i2c1/MasterData[4]}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterData_reg[4]/Q} .original_name {i2c1/MasterData[4]/q}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[5]} .original_name {{i2c1/MasterData[5]}}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterData_reg[5]} .single_bit_orig_name {i2c1/MasterData[5]}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterData_reg[5]/Q} .original_name {i2c1/MasterData[5]/q}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[6]} .original_name {{i2c1/MasterData[6]}}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterData_reg[6]} .single_bit_orig_name {i2c1/MasterData[6]}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterData_reg[6]/Q} .original_name {i2c1/MasterData[6]/q}
set_db -quiet inst:MCU/i2c1/ClearI2CMSPS_reg .original_name i2c1/ClearI2CMSPS
set_db -quiet inst:MCU/i2c1/ClearI2CMSPS_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/ClearI2CMSPS_reg .single_bit_orig_name i2c1/ClearI2CMSPS
set_db -quiet inst:MCU/i2c1/ClearI2CMSPS_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/ClearI2CMSPS_reg/Q .original_name i2c1/ClearI2CMSPS/q
set_db -quiet inst:MCU/i2c1/ClearI2CMSTS_reg .original_name i2c1/ClearI2CMSTS
set_db -quiet inst:MCU/i2c1/ClearI2CMSTS_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/ClearI2CMSTS_reg .single_bit_orig_name i2c1/ClearI2CMSTS
set_db -quiet inst:MCU/i2c1/ClearI2CMSTS_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/ClearI2CMSTS_reg/Q .original_name i2c1/ClearI2CMSTS/q
set_db -quiet inst:MCU/i2c1/ClearI2CMST_reg .original_name i2c1/ClearI2CMST
set_db -quiet inst:MCU/i2c1/ClearI2CMST_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/ClearI2CMST_reg .single_bit_orig_name i2c1/ClearI2CMST
set_db -quiet inst:MCU/i2c1/ClearI2CMST_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/ClearI2CMST_reg/Q .original_name i2c1/ClearI2CMST/q
set_db -quiet inst:MCU/i2c1/ClearI2CMTXE_reg .original_name i2c1/ClearI2CMTXE
set_db -quiet inst:MCU/i2c1/ClearI2CMTXE_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/ClearI2CMTXE_reg .single_bit_orig_name i2c1/ClearI2CMTXE
set_db -quiet inst:MCU/i2c1/ClearI2CMTXE_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/ClearI2CMTXE_reg/Q .original_name i2c1/ClearI2CMTXE/q
set_db -quiet inst:MCU/i2c1/ClearI2CMXC_reg .original_name i2c1/ClearI2CMXC
set_db -quiet inst:MCU/i2c1/ClearI2CMXC_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/ClearI2CMXC_reg .single_bit_orig_name i2c1/ClearI2CMXC
set_db -quiet inst:MCU/i2c1/ClearI2CMXC_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/ClearI2CMXC_reg/Q .original_name i2c1/ClearI2CMXC/q
set_db -quiet inst:MCU/i2c1/I2CMCB_reg .original_name i2c1/I2CMCB
set_db -quiet inst:MCU/i2c1/I2CMCB_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/I2CMCB_reg .single_bit_orig_name i2c1/I2CMCB
set_db -quiet inst:MCU/i2c1/I2CMCB_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/I2CMCB_reg/Q .original_name i2c1/I2CMCB/q
set_db -quiet inst:MCU/i2c1/I2CMRB_reg .original_name i2c1/I2CMRB
set_db -quiet inst:MCU/i2c1/I2CMRB_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/I2CMRB_reg .single_bit_orig_name i2c1/I2CMRB
set_db -quiet inst:MCU/i2c1/I2CMRB_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/I2CMRB_reg/Q .original_name i2c1/I2CMRB/q
set_db -quiet inst:MCU/i2c1/I2CMSPS_reg .original_name i2c1/I2CMSPS
set_db -quiet inst:MCU/i2c1/I2CMSPS_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/I2CMSPS_reg .single_bit_orig_name i2c1/I2CMSPS
set_db -quiet inst:MCU/i2c1/I2CMSPS_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/I2CMSPS_reg/Q .original_name i2c1/I2CMSPS/q
set_db -quiet inst:MCU/i2c1/I2CMSP_reg .original_name i2c1/I2CMSP
set_db -quiet inst:MCU/i2c1/I2CMSP_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/I2CMSP_reg .single_bit_orig_name i2c1/I2CMSP
set_db -quiet inst:MCU/i2c1/I2CMSP_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/I2CMSP_reg/Q .original_name i2c1/I2CMSP/q
set_db -quiet inst:MCU/i2c1/I2CMSTS_reg .original_name i2c1/I2CMSTS
set_db -quiet inst:MCU/i2c1/I2CMSTS_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/I2CMSTS_reg .single_bit_orig_name i2c1/I2CMSTS
set_db -quiet inst:MCU/i2c1/I2CMSTS_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/I2CMSTS_reg/Q .original_name i2c1/I2CMSTS/q
set_db -quiet inst:MCU/i2c1/I2CMST_reg .original_name i2c1/I2CMST
set_db -quiet inst:MCU/i2c1/I2CMST_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/I2CMST_reg .single_bit_orig_name i2c1/I2CMST
set_db -quiet inst:MCU/i2c1/I2CMST_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/I2CMST_reg/Q .original_name i2c1/I2CMST/q
set_db -quiet inst:MCU/i2c1/I2CMTXE_reg .original_name i2c1/I2CMTXE
set_db -quiet inst:MCU/i2c1/I2CMTXE_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/I2CMTXE_reg .single_bit_orig_name i2c1/I2CMTXE
set_db -quiet inst:MCU/i2c1/I2CMTXE_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/I2CMTXE_reg/Q .original_name i2c1/I2CMTXE/q
set_db -quiet inst:MCU/i2c1/I2CMXC_reg .original_name i2c1/I2CMXC
set_db -quiet inst:MCU/i2c1/I2CMXC_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/I2CMXC_reg .single_bit_orig_name i2c1/I2CMXC
set_db -quiet inst:MCU/i2c1/I2CMXC_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/I2CMXC_reg/Q .original_name i2c1/I2CMXC/q
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[14]} .original_name {{i2c1/I2CxCR[14]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[14]} .single_bit_orig_name {i2c1/I2CxCR[14]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[14]/Q} .original_name {i2c1/I2CxCR[14]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[21]} .original_name {{i2c1/I2CxCR[21]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[21]} .single_bit_orig_name {i2c1/I2CxCR[21]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[21]/Q} .original_name {i2c1/I2CxCR[21]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[0]} .original_name {{i2c1/I2CxMRX[0]}}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[0]} .single_bit_orig_name {i2c1/I2CxMRX[0]}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMRX_reg[0]/Q} .original_name {i2c1/I2CxMRX[0]/q}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[1]} .original_name {{i2c1/I2CxMRX[1]}}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[1]} .single_bit_orig_name {i2c1/I2CxMRX[1]}
set_db -quiet {inst:MCU/i2c1/I2CxMRX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxMRX_reg[1]/Q} .original_name {i2c1/I2CxMRX[1]/q}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[0]} .original_name {{i2c1/MasterBit[0]}}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[0]} .single_bit_orig_name {i2c1/MasterBit[0]}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterBit_reg[0]/Q} .original_name {i2c1/MasterBit[0]/q}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[1]} .original_name {{i2c1/MasterBit[1]}}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[1]} .single_bit_orig_name {i2c1/MasterBit[1]}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterBit_reg[1]/Q} .original_name {i2c1/MasterBit[1]/q}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[2]} .original_name {{i2c1/MasterBit[2]}}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[2]} .single_bit_orig_name {i2c1/MasterBit[2]}
set_db -quiet {inst:MCU/i2c1/MasterBit_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterBit_reg[2]/Q} .original_name {i2c1/MasterBit[2]/q}
set_db -quiet inst:MCU/i2c1/MasterSCL_reg .original_name i2c1/MasterSCL
set_db -quiet inst:MCU/i2c1/MasterSCL_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/MasterSCL_reg .single_bit_orig_name i2c1/MasterSCL
set_db -quiet inst:MCU/i2c1/MasterSCL_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/MasterSCL_reg/Q .original_name i2c1/MasterSCL/q
set_db -quiet inst:MCU/i2c1/MasterSDA_reg .original_name i2c1/MasterSDA
set_db -quiet inst:MCU/i2c1/MasterSDA_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/MasterSDA_reg .single_bit_orig_name i2c1/MasterSDA
set_db -quiet inst:MCU/i2c1/MasterSDA_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/MasterSDA_reg/Q .original_name i2c1/MasterSDA/q
set_db -quiet {inst:MCU/i2c1/MasterState_reg[0]} .original_name {{i2c1/MasterState[0]}}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterState_reg[0]} .single_bit_orig_name {i2c1/MasterState[0]}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterState_reg[0]/Q} .original_name {i2c1/MasterState[0]/q}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[1]} .original_name {{i2c1/MasterState[1]}}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterState_reg[1]} .single_bit_orig_name {i2c1/MasterState[1]}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterState_reg[1]/Q} .original_name {i2c1/MasterState[1]/q}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[2]} .original_name {{i2c1/MasterState[2]}}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterState_reg[2]} .single_bit_orig_name {i2c1/MasterState[2]}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterState_reg[2]/Q} .original_name {i2c1/MasterState[2]/q}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[3]} .original_name {{i2c1/MasterState[3]}}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterState_reg[3]} .single_bit_orig_name {i2c1/MasterState[3]}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterState_reg[3]/Q} .original_name {i2c1/MasterState[3]/q}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[4]} .original_name {{i2c1/MasterState[4]}}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterState_reg[4]} .single_bit_orig_name {i2c1/MasterState[4]}
set_db -quiet {inst:MCU/i2c1/MasterState_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterState_reg[4]/Q} .original_name {i2c1/MasterState[4]/q}
set_db -quiet inst:MCU/i2c1/MasterWrite_reg .original_name i2c1/MasterWrite
set_db -quiet inst:MCU/i2c1/MasterWrite_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/MasterWrite_reg .single_bit_orig_name i2c1/MasterWrite
set_db -quiet inst:MCU/i2c1/MasterWrite_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/MasterWrite_reg/Q .original_name i2c1/MasterWrite/q
set_db -quiet inst:MCU/i2c1/ClearI2CMRB_reg .original_name i2c1/ClearI2CMRB
set_db -quiet inst:MCU/i2c1/ClearI2CMRB_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/ClearI2CMRB_reg .single_bit_orig_name i2c1/ClearI2CMRB
set_db -quiet inst:MCU/i2c1/ClearI2CMRB_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/ClearI2CMRB_reg/Q .original_name i2c1/ClearI2CMRB/q
set_db -quiet {inst:MCU/i2c1/MasterData_reg[0]} .original_name {{i2c1/MasterData[0]}}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterData_reg[0]} .single_bit_orig_name {i2c1/MasterData[0]}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterData_reg[0]/Q} .original_name {i2c1/MasterData[0]/q}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[1]} .original_name {{i2c1/MasterData[1]}}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterData_reg[1]} .single_bit_orig_name {i2c1/MasterData[1]}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterData_reg[1]/Q} .original_name {i2c1/MasterData[1]/q}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[7]} .original_name {{i2c1/MasterData[7]}}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/MasterData_reg[7]} .single_bit_orig_name {i2c1/MasterData[7]}
set_db -quiet {inst:MCU/i2c1/MasterData_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/MasterData_reg[7]/Q} .original_name {i2c1/MasterData[7]/q}
set_db -quiet inst:MCU/i2c1/ClearI2CMSP_reg .original_name i2c1/ClearI2CMSP
set_db -quiet inst:MCU/i2c1/ClearI2CMSP_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/ClearI2CMSP_reg .single_bit_orig_name i2c1/ClearI2CMSP
set_db -quiet inst:MCU/i2c1/ClearI2CMSP_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/ClearI2CMSP_reg/Q .original_name i2c1/ClearI2CMSP/q
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[13]} .original_name {{i2c1/I2CxCR[13]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[13]} .single_bit_orig_name {i2c1/I2CxCR[13]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[13]/Q} .original_name {i2c1/I2CxCR[13]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[16]} .original_name {{i2c1/I2CxCR[16]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[16]} .single_bit_orig_name {i2c1/I2CxCR[16]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[16]/Q} .original_name {i2c1/I2CxCR[16]/q}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[15]} .original_name {{i2c1/I2CxCR[15]}}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[15]} .single_bit_orig_name {i2c1/I2CxCR[15]}
set_db -quiet {inst:MCU/i2c1/I2CxCR_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/i2c1/I2CxCR_reg[15]/Q} .original_name {i2c1/I2CxCR[15]/q}
set_db -quiet inst:MCU/i2c1/ClearMasterWrite_reg .original_name i2c1/ClearMasterWrite
set_db -quiet inst:MCU/i2c1/ClearMasterWrite_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/i2c1/ClearMasterWrite_reg .single_bit_orig_name i2c1/ClearMasterWrite
set_db -quiet inst:MCU/i2c1/ClearMasterWrite_reg .gint_phase_inversion false
set_db -quiet pin:MCU/i2c1/ClearMasterWrite_reg/QN .original_name i2c1/ClearMasterWrite/q
set_db -quiet hinst:MCU/irq_gf0 .original_name irq_gf0
set_db -quiet hinst:MCU/irq_gf0 .single_bit_orig_name irq_gf0
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[31]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[30]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[29]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[28]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[27]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[26]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[25]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[24]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[23]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[22]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[21]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[20]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[19]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[18]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[17]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[16]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[15]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[14]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[13]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[12]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[11]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[10]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[9]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[8]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[7]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[6]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[5]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[4]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[3]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[2]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[1]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[0]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[31]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[30]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[29]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[28]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[27]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[26]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[25]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[24]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[23]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[22]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[21]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[20]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[19]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[18]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[17]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[16]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[15]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[14]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[13]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[12]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[11]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[10]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[9]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[8]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[7]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[6]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[5]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[4]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[3]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[2]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[1]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[0]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[31]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[30]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[29]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[28]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[27]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[26]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[25]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[24]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[23]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[22]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[21]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[20]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[19]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[18]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[17]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[16]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[15]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[14]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[13]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[12]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[11]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[10]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[9]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[8]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[7]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[6]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[5]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[4]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[3]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[2]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[1]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqGlitchy[0]} .original_name irq_gf0/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[31]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[30]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[29]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[28]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[27]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[26]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[25]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[24]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[23]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[22]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[21]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[20]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[19]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[18]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[17]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[16]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[15]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[14]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[13]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[12]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[11]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[10]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[9]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[8]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[7]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[6]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[5]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[4]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[3]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[2]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[1]} .original_name irq_gf0/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf0/IrqDeglitched[0]} .original_name irq_gf0/IrqDeglitched
set_db -quiet hinst:MCU/irq_gf1 .original_name irq_gf1
set_db -quiet hinst:MCU/irq_gf1 .single_bit_orig_name irq_gf1
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[31]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[30]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[29]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[28]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[27]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[26]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[25]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[24]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[23]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[22]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[21]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[20]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[19]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[18]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[17]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[16]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[15]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[14]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[13]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[12]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[11]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[10]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[9]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[8]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[7]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[6]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[5]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[4]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[3]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[2]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[1]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[0]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[31]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[30]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[29]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[28]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[27]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[26]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[25]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[24]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[23]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[22]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[21]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[20]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[19]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[18]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[17]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[16]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[15]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[14]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[13]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[12]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[11]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[10]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[9]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[8]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[7]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[6]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[5]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[4]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[3]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[2]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[1]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[0]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[31]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[30]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[29]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[28]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[27]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[26]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[25]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[24]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[23]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[22]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[21]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[20]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[19]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[18]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[17]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[16]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[15]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[14]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[13]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[12]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[11]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[10]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[9]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[8]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[7]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[6]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[5]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[4]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[3]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[2]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[1]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqGlitchy[0]} .original_name irq_gf1/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[31]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[30]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[29]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[28]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[27]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[26]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[25]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[24]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[23]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[22]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[21]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[20]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[19]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[18]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[17]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[16]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[15]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[14]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[13]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[12]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[11]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[10]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[9]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[8]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[7]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[6]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[5]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[4]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[3]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[2]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[1]} .original_name irq_gf1/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf1/IrqDeglitched[0]} .original_name irq_gf1/IrqDeglitched
set_db -quiet hinst:MCU/irq_gf2 .original_name irq_gf2
set_db -quiet hinst:MCU/irq_gf2 .single_bit_orig_name irq_gf2
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[31]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[30]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[29]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[28]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[27]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[26]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[25]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[24]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[23]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[22]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[21]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[20]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[19]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[18]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[17]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[16]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[15]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[14]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[13]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[12]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[11]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[10]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[9]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[8]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[7]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[6]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[5]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[4]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[3]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[2]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[1]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[0]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[31]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[30]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[29]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[28]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[27]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[26]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[25]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[24]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[23]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[22]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[21]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[20]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[19]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[18]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[17]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[16]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[15]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[14]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[13]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[12]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[11]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[10]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[9]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[8]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[7]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[6]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[5]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[4]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[3]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[2]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[1]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[0]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[31]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[30]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[29]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[28]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[27]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[26]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[25]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[24]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[23]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[22]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[21]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[20]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[19]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[18]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[17]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[16]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[15]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[14]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[13]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[12]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[11]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[10]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[9]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[8]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[7]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[6]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[5]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[4]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[3]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[2]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[1]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqGlitchy[0]} .original_name irq_gf2/IrqGlitchy
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[31]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[30]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[29]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[28]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[27]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[26]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[25]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[24]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[23]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[22]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[21]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[20]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[19]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[18]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[17]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[16]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[15]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[14]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[13]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[12]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[11]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[10]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[9]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[8]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[7]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[6]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[5]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[4]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[3]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[2]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[1]} .original_name irq_gf2/IrqDeglitched
set_db -quiet {hpin:MCU/irq_gf2/IrqDeglitched[0]} .original_name irq_gf2/IrqDeglitched
set_db -quiet module:MCU/NPU_X_M_BITS0_W_M_BITS7_Y_M_BITS7_N_BITS24_RHO2 .hdl_user_name NPU
set_db -quiet module:MCU/NPU_X_M_BITS0_W_M_BITS7_Y_M_BITS7_N_BITS24_RHO2 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/fixed_float_types_c.vhdl} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/fixed_pkg_c.vhdl} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/FPMac.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/FPSigmoid.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/NPU.vhd} {../hdl} {}}}
set_db -quiet module:MCU/NPU_X_M_BITS0_W_M_BITS7_Y_M_BITS7_N_BITS24_RHO2 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/NPU_X_M_BITS0_W_M_BITS7_Y_M_BITS7_N_BITS24_RHO2 .lp_clock_gating_max_flops inf
set_db -quiet {hnet:MCU/npu0/Decision[15]} .dont_touch true
set_db -quiet {hnet:MCU/npu0/Decision[15]} .preserve true
set_db -quiet module:MCU/ClkGate_8176 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8176 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8176 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8176 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/npu0/MAC_CLK_CG/CG1 .original_name npu0/MAC_CLK_CG/CG1
set_db -quiet inst:MCU/npu0/MAC_CLK_CG/CG1 .single_bit_orig_name npu0/MAC_CLK_CG/CG1
set_db -quiet inst:MCU/npu0/MAC_CLK_CG/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/MAC_CLK_CG/CG1/ECK .original_name npu0/MAC_CLK_CG/CG1/ECK
set_db -quiet module:MCU/ClkGate_8177 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8177 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8177 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8177 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/npu0/NPU_CLK_CG/CG1 .original_name npu0/NPU_CLK_CG/CG1
set_db -quiet inst:MCU/npu0/NPU_CLK_CG/CG1 .single_bit_orig_name npu0/NPU_CLK_CG/CG1
set_db -quiet inst:MCU/npu0/NPU_CLK_CG/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/NPU_CLK_CG/CG1/ECK .original_name npu0/NPU_CLK_CG/CG1/ECK
set_db -quiet module:MCU/FPMac_A_M_BITS0_B_M_BITS7_ACC_M_BITS7_N_BITS24 .hdl_user_name FPMac
set_db -quiet module:MCU/FPMac_A_M_BITS0_B_M_BITS7_ACC_M_BITS7_N_BITS24 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/fixed_float_types_c.vhdl} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/fixed_pkg_c.vhdl} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/FPMac.vhd} {../hdl} {}}}
set_db -quiet module:MCU/FPMac_A_M_BITS0_B_M_BITS7_ACC_M_BITS7_N_BITS24 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/FPMac_A_M_BITS0_B_M_BITS7_ACC_M_BITS7_N_BITS24 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[12]} .original_name {{npu0/NPU_FPMAC/YAccInt[12]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[12]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[12]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[12]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[12]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[1]} .original_name {{npu0/NPU_FPMAC/YAccInt[1]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[1]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[1]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[1]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[1]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[2]} .original_name {{npu0/NPU_FPMAC/YAccInt[2]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[2]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[2]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[2]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[2]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[3]} .original_name {{npu0/NPU_FPMAC/YAccInt[3]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[3]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[3]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[3]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[3]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[4]} .original_name {{npu0/NPU_FPMAC/YAccInt[4]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[4]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[4]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[4]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[4]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[27]} .original_name {{npu0/NPU_FPMAC/YAccInt[27]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[27]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[27]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[27]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[27]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[5]} .original_name {{npu0/NPU_FPMAC/YAccInt[5]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[5]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[5]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[5]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[5]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[6]} .original_name {{npu0/NPU_FPMAC/YAccInt[6]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[6]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[6]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[6]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[6]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[7]} .original_name {{npu0/NPU_FPMAC/YAccInt[7]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[7]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[7]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[7]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[7]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[23]} .original_name {{npu0/NPU_FPMAC/YAccInt[23]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[23]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[23]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[23]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[23]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[8]} .original_name {{npu0/NPU_FPMAC/YAccInt[8]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[8]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[8]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[8]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[8]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[9]} .original_name {{npu0/NPU_FPMAC/YAccInt[9]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[9]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[9]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[9]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[9]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[10]} .original_name {{npu0/NPU_FPMAC/YAccInt[10]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[10]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[10]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[10]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[10]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[19]} .original_name {{npu0/NPU_FPMAC/YAccInt[19]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[19]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[19]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[19]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[19]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[11]} .original_name {{npu0/NPU_FPMAC/YAccInt[11]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[11]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[11]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[11]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[11]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[0]} .original_name {{npu0/NPU_FPMAC/YAccInt[0]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[0]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[0]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[0]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[0]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[31]} .original_name {{npu0/NPU_FPMAC/YAccInt[31]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[31]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[31]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[31]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[31]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[14]} .original_name {{npu0/NPU_FPMAC/YAccInt[14]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[14]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[14]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[14]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[14]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[15]} .original_name {{npu0/NPU_FPMAC/YAccInt[15]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[15]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[15]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[15]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[15]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[16]} .original_name {{npu0/NPU_FPMAC/YAccInt[16]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[16]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[16]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[16]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[16]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[17]} .original_name {{npu0/NPU_FPMAC/YAccInt[17]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[17]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[17]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[17]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[17]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[18]} .original_name {{npu0/NPU_FPMAC/YAccInt[18]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[18]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[18]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[18]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[18]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[20]} .original_name {{npu0/NPU_FPMAC/YAccInt[20]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[20]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[20]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[20]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[20]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[21]} .original_name {{npu0/NPU_FPMAC/YAccInt[21]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[21]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[21]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[21]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[21]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[22]} .original_name {{npu0/NPU_FPMAC/YAccInt[22]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[22]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[22]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[22]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[22]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[24]} .original_name {{npu0/NPU_FPMAC/YAccInt[24]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[24]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[24]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[24]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[24]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[25]} .original_name {{npu0/NPU_FPMAC/YAccInt[25]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[25]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[25]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[25]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[25]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[26]} .original_name {{npu0/NPU_FPMAC/YAccInt[26]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[26]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[26]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[26]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[26]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[28]} .original_name {{npu0/NPU_FPMAC/YAccInt[28]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[28]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[28]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[28]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[28]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[29]} .original_name {{npu0/NPU_FPMAC/YAccInt[29]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[29]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[29]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[29]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[29]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[30]} .original_name {{npu0/NPU_FPMAC/YAccInt[30]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[30]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[30]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[30]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[30]/q}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[13]} .original_name {{npu0/NPU_FPMAC/YAccInt[13]}}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[13]} .single_bit_orig_name {npu0/NPU_FPMAC/YAccInt[13]}
set_db -quiet {inst:MCU/npu0/NPU_FPMAC/YAccInt_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPU_FPMAC/YAccInt_reg[13]/Q} .original_name {npu0/NPU_FPMAC/YAccInt[13]/q}
set_db -quiet module:MCU/FPSigmoid_X_M_BITS7_XY_N_BITS24_RHO2 .hdl_user_name FPSigmoid
set_db -quiet module:MCU/FPSigmoid_X_M_BITS7_XY_N_BITS24_RHO2 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/fixed_float_types_c.vhdl} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/fixed_pkg_c.vhdl} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/FPSigmoid.vhd} {../hdl} {}}}
set_db -quiet module:MCU/FPSigmoid_X_M_BITS7_XY_N_BITS24_RHO2 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/FPSigmoid_X_M_BITS7_XY_N_BITS24_RHO2 .lp_clock_gating_max_flops inf
set_db -quiet {hnet:MCU/npu0/NPU_FPSIGMOID/Y[15]} .dont_touch true
set_db -quiet {hnet:MCU/npu0/NPU_FPSIGMOID/Y[15]} .preserve true
set_db -quiet module:MCU/RC_CG_MOD_152 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_152 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_152 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_152 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST156/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST156/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_153 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_153 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_153 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_153 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST157/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST157/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_154 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_154 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_154 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_154 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST158/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST158/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_155 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_155 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_155 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_155 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST159/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST159/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_156 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_156 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_156 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_156 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST160/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST160/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_157 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_157 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_157 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_157 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST161/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST161/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_158 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_158 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_158 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_158 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST162/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST162/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_159 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_159 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_159 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_159 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST163/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST163/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_160 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_160 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_160 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_160 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST164/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST164/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_161 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_161 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_161 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_161 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST165/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST165/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_162 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_162 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_162 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_162 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST166/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST166/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_163 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_163 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_163 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_163 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST167/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST167/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_164 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_164 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_164 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_164 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST168/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST168/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_165 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_165 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_165 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_165 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST169/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST169/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_166 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_166 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_166 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_166 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST170/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST170/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_167 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_167 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_167 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_167 .boundary_opto strict_no
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST171/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/npu0/RC_CG_HIER_INST171/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8175 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8175 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8175 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8175 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/npu0/SRAM_CLK_CG/CG1 .original_name npu0/SRAM_CLK_CG/CG1
set_db -quiet inst:MCU/npu0/SRAM_CLK_CG/CG1 .single_bit_orig_name npu0/SRAM_CLK_CG/CG1
set_db -quiet inst:MCU/npu0/SRAM_CLK_CG/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/SRAM_CLK_CG/CG1/ECK .original_name npu0/SRAM_CLK_CG/CG1/ECK
set_db -quiet {inst:MCU/npu0/NPUCR_reg[8]} .original_name {{npu0/NPUCR[8]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[8]} .single_bit_orig_name {npu0/NPUCR[8]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[8]/Q} .original_name {npu0/NPUCR[8]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[9]} .original_name {{npu0/NPUCR[9]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[9]} .single_bit_orig_name {npu0/NPUCR[9]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[9]/Q} .original_name {npu0/NPUCR[9]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[10]} .original_name {{npu0/NPUCR[10]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[10]} .single_bit_orig_name {npu0/NPUCR[10]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[10]/Q} .original_name {npu0/NPUCR[10]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[11]} .original_name {{npu0/NPUCR[11]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[11]} .single_bit_orig_name {npu0/NPUCR[11]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[11]/Q} .original_name {npu0/NPUCR[11]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[12]} .original_name {{npu0/NPUCR[12]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[12]} .single_bit_orig_name {npu0/NPUCR[12]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[12]/Q} .original_name {npu0/NPUCR[12]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[13]} .original_name {{npu0/NPUCR[13]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[13]} .single_bit_orig_name {npu0/NPUCR[13]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[13]/Q} .original_name {npu0/NPUCR[13]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[14]} .original_name {{npu0/NPUCR[14]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[14]} .single_bit_orig_name {npu0/NPUCR[14]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[14]/Q} .original_name {npu0/NPUCR[14]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[15]} .original_name {{npu0/NPUCR[15]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[15]} .single_bit_orig_name {npu0/NPUCR[15]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[15]/Q} .original_name {npu0/NPUCR[15]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[0]} .original_name {{npu0/NPUIVSAR[0]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[0]} .single_bit_orig_name {npu0/NPUIVSAR[0]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[0]/Q} .original_name {npu0/NPUIVSAR[0]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[1]} .original_name {{npu0/NPUIVSAR[1]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[1]} .single_bit_orig_name {npu0/NPUIVSAR[1]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[1]/Q} .original_name {npu0/NPUIVSAR[1]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[2]} .original_name {{npu0/NPUIVSAR[2]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[2]} .single_bit_orig_name {npu0/NPUIVSAR[2]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[2]/Q} .original_name {npu0/NPUIVSAR[2]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[3]} .original_name {{npu0/NPUIVSAR[3]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[3]} .single_bit_orig_name {npu0/NPUIVSAR[3]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[3]/Q} .original_name {npu0/NPUIVSAR[3]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[4]} .original_name {{npu0/NPUIVSAR[4]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[4]} .single_bit_orig_name {npu0/NPUIVSAR[4]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[4]/Q} .original_name {npu0/NPUIVSAR[4]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[5]} .original_name {{npu0/NPUIVSAR[5]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[5]} .single_bit_orig_name {npu0/NPUIVSAR[5]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[5]/Q} .original_name {npu0/NPUIVSAR[5]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[6]} .original_name {{npu0/NPUIVSAR[6]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[6]} .single_bit_orig_name {npu0/NPUIVSAR[6]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[6]/Q} .original_name {npu0/NPUIVSAR[6]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[7]} .original_name {{npu0/NPUIVSAR[7]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[7]} .single_bit_orig_name {npu0/NPUIVSAR[7]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[7]/Q} .original_name {npu0/NPUIVSAR[7]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[8]} .original_name {{npu0/NPUIVSAR[8]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[8]} .single_bit_orig_name {npu0/NPUIVSAR[8]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[8]/Q} .original_name {npu0/NPUIVSAR[8]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[9]} .original_name {{npu0/NPUIVSAR[9]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[9]} .single_bit_orig_name {npu0/NPUIVSAR[9]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[9]/Q} .original_name {npu0/NPUIVSAR[9]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[10]} .original_name {{npu0/NPUIVSAR[10]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[10]} .single_bit_orig_name {npu0/NPUIVSAR[10]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[10]/Q} .original_name {npu0/NPUIVSAR[10]/q}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[11]} .original_name {{npu0/NPUIVSAR[11]}}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[11]} .single_bit_orig_name {npu0/NPUIVSAR[11]}
set_db -quiet {inst:MCU/npu0/NPUIVSAR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUIVSAR_reg[11]/Q} .original_name {npu0/NPUIVSAR[11]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[0]} .original_name {{npu0/NPUOVSAR[0]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[0]} .single_bit_orig_name {npu0/NPUOVSAR[0]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[0]/Q} .original_name {npu0/NPUOVSAR[0]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[1]} .original_name {{npu0/NPUOVSAR[1]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[1]} .single_bit_orig_name {npu0/NPUOVSAR[1]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[1]/Q} .original_name {npu0/NPUOVSAR[1]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[2]} .original_name {{npu0/NPUOVSAR[2]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[2]} .single_bit_orig_name {npu0/NPUOVSAR[2]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[2]/Q} .original_name {npu0/NPUOVSAR[2]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[3]} .original_name {{npu0/NPUOVSAR[3]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[3]} .single_bit_orig_name {npu0/NPUOVSAR[3]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[3]/Q} .original_name {npu0/NPUOVSAR[3]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[4]} .original_name {{npu0/NPUOVSAR[4]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[4]} .single_bit_orig_name {npu0/NPUOVSAR[4]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[4]/Q} .original_name {npu0/NPUOVSAR[4]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[5]} .original_name {{npu0/NPUOVSAR[5]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[5]} .single_bit_orig_name {npu0/NPUOVSAR[5]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[5]/Q} .original_name {npu0/NPUOVSAR[5]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[6]} .original_name {{npu0/NPUOVSAR[6]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[6]} .single_bit_orig_name {npu0/NPUOVSAR[6]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[6]/Q} .original_name {npu0/NPUOVSAR[6]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[7]} .original_name {{npu0/NPUOVSAR[7]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[7]} .single_bit_orig_name {npu0/NPUOVSAR[7]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[7]/Q} .original_name {npu0/NPUOVSAR[7]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[8]} .original_name {{npu0/NPUOVSAR[8]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[8]} .single_bit_orig_name {npu0/NPUOVSAR[8]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[8]/Q} .original_name {npu0/NPUOVSAR[8]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[9]} .original_name {{npu0/NPUOVSAR[9]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[9]} .single_bit_orig_name {npu0/NPUOVSAR[9]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[9]/Q} .original_name {npu0/NPUOVSAR[9]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[10]} .original_name {{npu0/NPUOVSAR[10]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[10]} .single_bit_orig_name {npu0/NPUOVSAR[10]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[10]/Q} .original_name {npu0/NPUOVSAR[10]/q}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[11]} .original_name {{npu0/NPUOVSAR[11]}}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[11]} .single_bit_orig_name {npu0/NPUOVSAR[11]}
set_db -quiet {inst:MCU/npu0/NPUOVSAR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUOVSAR_reg[11]/Q} .original_name {npu0/NPUOVSAR[11]/q}
set_db -quiet inst:MCU/npu0/NpuSramCEN_reg .original_name npu0/NpuSramCEN
set_db -quiet inst:MCU/npu0/NpuSramCEN_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/npu0/NpuSramCEN_reg .single_bit_orig_name npu0/NpuSramCEN
set_db -quiet inst:MCU/npu0/NpuSramCEN_reg .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/NpuSramCEN_reg/Q .original_name npu0/NpuSramCEN/q
set_db -quiet inst:MCU/npu0/AccResetN_reg .original_name npu0/AccResetN
set_db -quiet inst:MCU/npu0/AccResetN_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/npu0/AccResetN_reg .single_bit_orig_name npu0/AccResetN
set_db -quiet inst:MCU/npu0/AccResetN_reg .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/AccResetN_reg/Q .original_name npu0/AccResetN/q
set_db -quiet inst:MCU/npu0/BiasDone_reg .original_name npu0/BiasDone
set_db -quiet inst:MCU/npu0/BiasDone_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/npu0/BiasDone_reg .single_bit_orig_name npu0/BiasDone
set_db -quiet inst:MCU/npu0/BiasDone_reg .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/BiasDone_reg/Q .original_name npu0/BiasDone/q
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[0]} .original_name {{npu0/CurrWAddr[0]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[0]} .single_bit_orig_name {npu0/CurrWAddr[0]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[0]/Q} .original_name {npu0/CurrWAddr[0]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[1]} .original_name {{npu0/CurrWAddr[1]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[1]} .single_bit_orig_name {npu0/CurrWAddr[1]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[1]/Q} .original_name {npu0/CurrWAddr[1]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[2]} .original_name {{npu0/CurrWAddr[2]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[2]} .single_bit_orig_name {npu0/CurrWAddr[2]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[2]/Q} .original_name {npu0/CurrWAddr[2]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[3]} .original_name {{npu0/CurrWAddr[3]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[3]} .single_bit_orig_name {npu0/CurrWAddr[3]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[3]/Q} .original_name {npu0/CurrWAddr[3]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[4]} .original_name {{npu0/CurrWAddr[4]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[4]} .single_bit_orig_name {npu0/CurrWAddr[4]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[4]/Q} .original_name {npu0/CurrWAddr[4]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[5]} .original_name {{npu0/CurrWAddr[5]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[5]} .single_bit_orig_name {npu0/CurrWAddr[5]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[5]/Q} .original_name {npu0/CurrWAddr[5]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[6]} .original_name {{npu0/CurrWAddr[6]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[6]} .single_bit_orig_name {npu0/CurrWAddr[6]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[6]/Q} .original_name {npu0/CurrWAddr[6]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[7]} .original_name {{npu0/CurrWAddr[7]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[7]} .single_bit_orig_name {npu0/CurrWAddr[7]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[7]/Q} .original_name {npu0/CurrWAddr[7]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[8]} .original_name {{npu0/CurrWAddr[8]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[8]} .single_bit_orig_name {npu0/CurrWAddr[8]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[8]/Q} .original_name {npu0/CurrWAddr[8]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[9]} .original_name {{npu0/CurrWAddr[9]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[9]} .single_bit_orig_name {npu0/CurrWAddr[9]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[9]/Q} .original_name {npu0/CurrWAddr[9]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[10]} .original_name {{npu0/CurrWAddr[10]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[10]} .single_bit_orig_name {npu0/CurrWAddr[10]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[10]/Q} .original_name {npu0/CurrWAddr[10]/q}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[11]} .original_name {{npu0/CurrWAddr[11]}}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[11]} .single_bit_orig_name {npu0/CurrWAddr[11]}
set_db -quiet {inst:MCU/npu0/CurrWAddr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrWAddr_reg[11]/Q} .original_name {npu0/CurrWAddr[11]/q}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[0]} .original_name {{npu0/CurrXIndex[0]}}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[0]} .single_bit_orig_name {npu0/CurrXIndex[0]}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrXIndex_reg[0]/Q} .original_name {npu0/CurrXIndex[0]/q}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[1]} .original_name {{npu0/CurrXIndex[1]}}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[1]} .single_bit_orig_name {npu0/CurrXIndex[1]}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrXIndex_reg[1]/Q} .original_name {npu0/CurrXIndex[1]/q}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[2]} .original_name {{npu0/CurrXIndex[2]}}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[2]} .single_bit_orig_name {npu0/CurrXIndex[2]}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrXIndex_reg[2]/Q} .original_name {npu0/CurrXIndex[2]/q}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[3]} .original_name {{npu0/CurrXIndex[3]}}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[3]} .single_bit_orig_name {npu0/CurrXIndex[3]}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrXIndex_reg[3]/Q} .original_name {npu0/CurrXIndex[3]/q}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[4]} .original_name {{npu0/CurrXIndex[4]}}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[4]} .single_bit_orig_name {npu0/CurrXIndex[4]}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrXIndex_reg[4]/Q} .original_name {npu0/CurrXIndex[4]/q}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[5]} .original_name {{npu0/CurrXIndex[5]}}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[5]} .single_bit_orig_name {npu0/CurrXIndex[5]}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrXIndex_reg[5]/Q} .original_name {npu0/CurrXIndex[5]/q}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[6]} .original_name {{npu0/CurrXIndex[6]}}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[6]} .single_bit_orig_name {npu0/CurrXIndex[6]}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrXIndex_reg[6]/Q} .original_name {npu0/CurrXIndex[6]/q}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[7]} .original_name {{npu0/CurrXIndex[7]}}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[7]} .single_bit_orig_name {npu0/CurrXIndex[7]}
set_db -quiet {inst:MCU/npu0/CurrXIndex_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrXIndex_reg[7]/Q} .original_name {npu0/CurrXIndex[7]/q}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[0]} .original_name {{npu0/CurrYIndex[0]}}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[0]} .single_bit_orig_name {npu0/CurrYIndex[0]}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrYIndex_reg[0]/Q} .original_name {npu0/CurrYIndex[0]/q}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[1]} .original_name {{npu0/CurrYIndex[1]}}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[1]} .single_bit_orig_name {npu0/CurrYIndex[1]}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrYIndex_reg[1]/Q} .original_name {npu0/CurrYIndex[1]/q}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[2]} .original_name {{npu0/CurrYIndex[2]}}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[2]} .single_bit_orig_name {npu0/CurrYIndex[2]}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrYIndex_reg[2]/Q} .original_name {npu0/CurrYIndex[2]/q}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[3]} .original_name {{npu0/CurrYIndex[3]}}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[3]} .single_bit_orig_name {npu0/CurrYIndex[3]}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrYIndex_reg[3]/Q} .original_name {npu0/CurrYIndex[3]/q}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[4]} .original_name {{npu0/CurrYIndex[4]}}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[4]} .single_bit_orig_name {npu0/CurrYIndex[4]}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrYIndex_reg[4]/Q} .original_name {npu0/CurrYIndex[4]/q}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[5]} .original_name {{npu0/CurrYIndex[5]}}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[5]} .single_bit_orig_name {npu0/CurrYIndex[5]}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrYIndex_reg[5]/Q} .original_name {npu0/CurrYIndex[5]/q}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[6]} .original_name {{npu0/CurrYIndex[6]}}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[6]} .single_bit_orig_name {npu0/CurrYIndex[6]}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrYIndex_reg[6]/Q} .original_name {npu0/CurrYIndex[6]/q}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[7]} .original_name {{npu0/CurrYIndex[7]}}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[7]} .single_bit_orig_name {npu0/CurrYIndex[7]}
set_db -quiet {inst:MCU/npu0/CurrYIndex_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrYIndex_reg[7]/Q} .original_name {npu0/CurrYIndex[7]/q}
set_db -quiet inst:MCU/npu0/MemReady_reg .original_name npu0/MemReady
set_db -quiet inst:MCU/npu0/MemReady_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/npu0/MemReady_reg .single_bit_orig_name npu0/MemReady
set_db -quiet inst:MCU/npu0/MemReady_reg .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/MemReady_reg/Q .original_name npu0/MemReady/q
set_db -quiet {inst:MCU/npu0/NPUCR_reg[17]} .original_name {{npu0/NPUCR[17]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[17]} .single_bit_orig_name {npu0/NPUCR[17]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[17]/Q} .original_name {npu0/NPUCR[17]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[18]} .original_name {{npu0/NPUCR[18]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[18]} .single_bit_orig_name {npu0/NPUCR[18]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[18]/Q} .original_name {npu0/NPUCR[18]/q}
set_db -quiet inst:MCU/npu0/NPUTHINK_reg .original_name npu0/NPUTHINK
set_db -quiet inst:MCU/npu0/NPUTHINK_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/npu0/NPUTHINK_reg .single_bit_orig_name npu0/NPUTHINK
set_db -quiet inst:MCU/npu0/NPUTHINK_reg .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/NPUTHINK_reg/Q .original_name npu0/NPUTHINK/q
set_db -quiet inst:MCU/npu0/NpuDone_reg .original_name npu0/NpuDone
set_db -quiet inst:MCU/npu0/NpuDone_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/npu0/NpuDone_reg .single_bit_orig_name npu0/NpuDone
set_db -quiet inst:MCU/npu0/NpuDone_reg .gint_phase_inversion false
set_db -quiet pin:MCU/npu0/NpuDone_reg/Q .original_name npu0/NpuDone/q
set_db -quiet {inst:MCU/npu0/NpuState_reg[0]} .original_name {{npu0/NpuState[0]}}
set_db -quiet {inst:MCU/npu0/NpuState_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NpuState_reg[0]} .single_bit_orig_name {npu0/NpuState[0]}
set_db -quiet {inst:MCU/npu0/NpuState_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NpuState_reg[0]/Q} .original_name {npu0/NpuState[0]/q}
set_db -quiet {inst:MCU/npu0/NpuState_reg[1]} .original_name {{npu0/NpuState[1]}}
set_db -quiet {inst:MCU/npu0/NpuState_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NpuState_reg[1]} .single_bit_orig_name {npu0/NpuState[1]}
set_db -quiet {inst:MCU/npu0/NpuState_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NpuState_reg[1]/Q} .original_name {npu0/NpuState[1]/q}
set_db -quiet {inst:MCU/npu0/NpuState_reg[2]} .original_name {{npu0/NpuState[2]}}
set_db -quiet {inst:MCU/npu0/NpuState_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NpuState_reg[2]} .single_bit_orig_name {npu0/NpuState[2]}
set_db -quiet {inst:MCU/npu0/NpuState_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NpuState_reg[2]/Q} .original_name {npu0/NpuState[2]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[0]} .original_name {{npu0/AccOutLtchd[0]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[0]} .single_bit_orig_name {npu0/AccOutLtchd[0]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[0]/Q} .original_name {npu0/AccOutLtchd[0]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[1]} .original_name {{npu0/AccOutLtchd[1]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[1]} .single_bit_orig_name {npu0/AccOutLtchd[1]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[1]/Q} .original_name {npu0/AccOutLtchd[1]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[2]} .original_name {{npu0/AccOutLtchd[2]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[2]} .single_bit_orig_name {npu0/AccOutLtchd[2]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[2]/Q} .original_name {npu0/AccOutLtchd[2]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[3]} .original_name {{npu0/AccOutLtchd[3]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[3]} .single_bit_orig_name {npu0/AccOutLtchd[3]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[3]/Q} .original_name {npu0/AccOutLtchd[3]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[4]} .original_name {{npu0/AccOutLtchd[4]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[4]} .single_bit_orig_name {npu0/AccOutLtchd[4]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[4]/Q} .original_name {npu0/AccOutLtchd[4]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[5]} .original_name {{npu0/AccOutLtchd[5]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[5]} .single_bit_orig_name {npu0/AccOutLtchd[5]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[5]/Q} .original_name {npu0/AccOutLtchd[5]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[6]} .original_name {{npu0/AccOutLtchd[6]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[6]} .single_bit_orig_name {npu0/AccOutLtchd[6]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[6]/Q} .original_name {npu0/AccOutLtchd[6]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[7]} .original_name {{npu0/AccOutLtchd[7]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[7]} .single_bit_orig_name {npu0/AccOutLtchd[7]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[7]/Q} .original_name {npu0/AccOutLtchd[7]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[8]} .original_name {{npu0/AccOutLtchd[8]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[8]} .single_bit_orig_name {npu0/AccOutLtchd[8]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[8]/Q} .original_name {npu0/AccOutLtchd[8]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[9]} .original_name {{npu0/AccOutLtchd[9]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[9]} .single_bit_orig_name {npu0/AccOutLtchd[9]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[9]/Q} .original_name {npu0/AccOutLtchd[9]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[10]} .original_name {{npu0/AccOutLtchd[10]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[10]} .single_bit_orig_name {npu0/AccOutLtchd[10]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[10]/Q} .original_name {npu0/AccOutLtchd[10]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[11]} .original_name {{npu0/AccOutLtchd[11]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[11]} .single_bit_orig_name {npu0/AccOutLtchd[11]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[11]/Q} .original_name {npu0/AccOutLtchd[11]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[12]} .original_name {{npu0/AccOutLtchd[12]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[12]} .single_bit_orig_name {npu0/AccOutLtchd[12]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[12]/Q} .original_name {npu0/AccOutLtchd[12]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[13]} .original_name {{npu0/AccOutLtchd[13]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[13]} .single_bit_orig_name {npu0/AccOutLtchd[13]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[13]/Q} .original_name {npu0/AccOutLtchd[13]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[14]} .original_name {{npu0/AccOutLtchd[14]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[14]} .single_bit_orig_name {npu0/AccOutLtchd[14]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[14]/Q} .original_name {npu0/AccOutLtchd[14]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[15]} .original_name {{npu0/AccOutLtchd[15]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[15]} .single_bit_orig_name {npu0/AccOutLtchd[15]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[15]/Q} .original_name {npu0/AccOutLtchd[15]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[16]} .original_name {{npu0/AccOutLtchd[16]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[16]} .single_bit_orig_name {npu0/AccOutLtchd[16]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[16]/Q} .original_name {npu0/AccOutLtchd[16]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[17]} .original_name {{npu0/AccOutLtchd[17]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[17]} .single_bit_orig_name {npu0/AccOutLtchd[17]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[17]/Q} .original_name {npu0/AccOutLtchd[17]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[18]} .original_name {{npu0/AccOutLtchd[18]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[18]} .single_bit_orig_name {npu0/AccOutLtchd[18]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[18]/Q} .original_name {npu0/AccOutLtchd[18]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[19]} .original_name {{npu0/AccOutLtchd[19]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[19]} .single_bit_orig_name {npu0/AccOutLtchd[19]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[19]/Q} .original_name {npu0/AccOutLtchd[19]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[20]} .original_name {{npu0/AccOutLtchd[20]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[20]} .single_bit_orig_name {npu0/AccOutLtchd[20]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[20]/Q} .original_name {npu0/AccOutLtchd[20]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[21]} .original_name {{npu0/AccOutLtchd[21]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[21]} .single_bit_orig_name {npu0/AccOutLtchd[21]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[21]/Q} .original_name {npu0/AccOutLtchd[21]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[22]} .original_name {{npu0/AccOutLtchd[22]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[22]} .single_bit_orig_name {npu0/AccOutLtchd[22]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[22]/Q} .original_name {npu0/AccOutLtchd[22]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[23]} .original_name {{npu0/AccOutLtchd[23]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[23]} .single_bit_orig_name {npu0/AccOutLtchd[23]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[23]/Q} .original_name {npu0/AccOutLtchd[23]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[24]} .original_name {{npu0/AccOutLtchd[24]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[24]} .single_bit_orig_name {npu0/AccOutLtchd[24]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[24]/Q} .original_name {npu0/AccOutLtchd[24]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[25]} .original_name {{npu0/AccOutLtchd[25]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[25]} .single_bit_orig_name {npu0/AccOutLtchd[25]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[25]/Q} .original_name {npu0/AccOutLtchd[25]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[26]} .original_name {{npu0/AccOutLtchd[26]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[26]} .single_bit_orig_name {npu0/AccOutLtchd[26]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[26]/Q} .original_name {npu0/AccOutLtchd[26]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[27]} .original_name {{npu0/AccOutLtchd[27]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[27]} .single_bit_orig_name {npu0/AccOutLtchd[27]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[27]/Q} .original_name {npu0/AccOutLtchd[27]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[28]} .original_name {{npu0/AccOutLtchd[28]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[28]} .single_bit_orig_name {npu0/AccOutLtchd[28]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[28]/Q} .original_name {npu0/AccOutLtchd[28]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[29]} .original_name {{npu0/AccOutLtchd[29]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[29]} .single_bit_orig_name {npu0/AccOutLtchd[29]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[29]/Q} .original_name {npu0/AccOutLtchd[29]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[30]} .original_name {{npu0/AccOutLtchd[30]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[30]} .single_bit_orig_name {npu0/AccOutLtchd[30]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[30]/Q} .original_name {npu0/AccOutLtchd[30]/q}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[31]} .original_name {{npu0/AccOutLtchd[31]}}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[31]} .single_bit_orig_name {npu0/AccOutLtchd[31]}
set_db -quiet {inst:MCU/npu0/AccOutLtchd_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/AccOutLtchd_reg[31]/Q} .original_name {npu0/AccOutLtchd[31]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[0]} .original_name {{npu0/CurrW[0]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[0]} .single_bit_orig_name {npu0/CurrW[0]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[0]/Q} .original_name {npu0/CurrW[0]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[1]} .original_name {{npu0/CurrW[1]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[1]} .single_bit_orig_name {npu0/CurrW[1]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[1]/Q} .original_name {npu0/CurrW[1]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[2]} .original_name {{npu0/CurrW[2]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[2]} .single_bit_orig_name {npu0/CurrW[2]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[2]/Q} .original_name {npu0/CurrW[2]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[3]} .original_name {{npu0/CurrW[3]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[3]} .single_bit_orig_name {npu0/CurrW[3]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[3]/Q} .original_name {npu0/CurrW[3]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[4]} .original_name {{npu0/CurrW[4]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[4]} .single_bit_orig_name {npu0/CurrW[4]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[4]/Q} .original_name {npu0/CurrW[4]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[5]} .original_name {{npu0/CurrW[5]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[5]} .single_bit_orig_name {npu0/CurrW[5]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[5]/Q} .original_name {npu0/CurrW[5]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[6]} .original_name {{npu0/CurrW[6]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[6]} .single_bit_orig_name {npu0/CurrW[6]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[6]/Q} .original_name {npu0/CurrW[6]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[7]} .original_name {{npu0/CurrW[7]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[7]} .single_bit_orig_name {npu0/CurrW[7]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[7]/Q} .original_name {npu0/CurrW[7]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[8]} .original_name {{npu0/CurrW[8]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[8]} .single_bit_orig_name {npu0/CurrW[8]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[8]/Q} .original_name {npu0/CurrW[8]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[9]} .original_name {{npu0/CurrW[9]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[9]} .single_bit_orig_name {npu0/CurrW[9]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[9]/Q} .original_name {npu0/CurrW[9]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[10]} .original_name {{npu0/CurrW[10]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[10]} .single_bit_orig_name {npu0/CurrW[10]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[10]/Q} .original_name {npu0/CurrW[10]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[11]} .original_name {{npu0/CurrW[11]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[11]} .single_bit_orig_name {npu0/CurrW[11]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[11]/Q} .original_name {npu0/CurrW[11]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[12]} .original_name {{npu0/CurrW[12]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[12]} .single_bit_orig_name {npu0/CurrW[12]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[12]/Q} .original_name {npu0/CurrW[12]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[13]} .original_name {{npu0/CurrW[13]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[13]} .single_bit_orig_name {npu0/CurrW[13]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[13]/Q} .original_name {npu0/CurrW[13]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[14]} .original_name {{npu0/CurrW[14]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[14]} .single_bit_orig_name {npu0/CurrW[14]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[14]/Q} .original_name {npu0/CurrW[14]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[15]} .original_name {{npu0/CurrW[15]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[15]} .single_bit_orig_name {npu0/CurrW[15]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[15]/Q} .original_name {npu0/CurrW[15]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[16]} .original_name {{npu0/CurrW[16]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[16]} .single_bit_orig_name {npu0/CurrW[16]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[16]/Q} .original_name {npu0/CurrW[16]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[17]} .original_name {{npu0/CurrW[17]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[17]} .single_bit_orig_name {npu0/CurrW[17]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[17]/Q} .original_name {npu0/CurrW[17]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[18]} .original_name {{npu0/CurrW[18]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[18]} .single_bit_orig_name {npu0/CurrW[18]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[18]/Q} .original_name {npu0/CurrW[18]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[19]} .original_name {{npu0/CurrW[19]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[19]} .single_bit_orig_name {npu0/CurrW[19]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[19]/Q} .original_name {npu0/CurrW[19]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[20]} .original_name {{npu0/CurrW[20]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[20]} .single_bit_orig_name {npu0/CurrW[20]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[20]/Q} .original_name {npu0/CurrW[20]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[21]} .original_name {{npu0/CurrW[21]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[21]} .single_bit_orig_name {npu0/CurrW[21]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[21]/Q} .original_name {npu0/CurrW[21]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[22]} .original_name {{npu0/CurrW[22]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[22]} .single_bit_orig_name {npu0/CurrW[22]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[22]/Q} .original_name {npu0/CurrW[22]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[23]} .original_name {{npu0/CurrW[23]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[23]} .single_bit_orig_name {npu0/CurrW[23]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[23]/Q} .original_name {npu0/CurrW[23]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[24]} .original_name {{npu0/CurrW[24]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[24]} .single_bit_orig_name {npu0/CurrW[24]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[24]/Q} .original_name {npu0/CurrW[24]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[25]} .original_name {{npu0/CurrW[25]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[25]} .single_bit_orig_name {npu0/CurrW[25]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[25]/Q} .original_name {npu0/CurrW[25]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[26]} .original_name {{npu0/CurrW[26]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[26]} .single_bit_orig_name {npu0/CurrW[26]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[26]/Q} .original_name {npu0/CurrW[26]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[27]} .original_name {{npu0/CurrW[27]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[27]} .single_bit_orig_name {npu0/CurrW[27]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[27]/Q} .original_name {npu0/CurrW[27]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[28]} .original_name {{npu0/CurrW[28]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[28]} .single_bit_orig_name {npu0/CurrW[28]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[28]/Q} .original_name {npu0/CurrW[28]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[29]} .original_name {{npu0/CurrW[29]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[29]} .single_bit_orig_name {npu0/CurrW[29]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[29]/Q} .original_name {npu0/CurrW[29]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[30]} .original_name {{npu0/CurrW[30]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[30]} .single_bit_orig_name {npu0/CurrW[30]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[30]/Q} .original_name {npu0/CurrW[30]/q}
set_db -quiet {inst:MCU/npu0/CurrW_reg[31]} .original_name {{npu0/CurrW[31]}}
set_db -quiet {inst:MCU/npu0/CurrW_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrW_reg[31]} .single_bit_orig_name {npu0/CurrW[31]}
set_db -quiet {inst:MCU/npu0/CurrW_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrW_reg[31]/Q} .original_name {npu0/CurrW[31]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[0]} .original_name {{npu0/CurrX[0]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[0]} .single_bit_orig_name {npu0/CurrX[0]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[0]/Q} .original_name {npu0/CurrX[0]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[1]} .original_name {{npu0/CurrX[1]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[1]} .single_bit_orig_name {npu0/CurrX[1]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[1]/Q} .original_name {npu0/CurrX[1]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[2]} .original_name {{npu0/CurrX[2]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[2]} .single_bit_orig_name {npu0/CurrX[2]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[2]/Q} .original_name {npu0/CurrX[2]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[3]} .original_name {{npu0/CurrX[3]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[3]} .single_bit_orig_name {npu0/CurrX[3]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[3]/Q} .original_name {npu0/CurrX[3]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[4]} .original_name {{npu0/CurrX[4]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[4]} .single_bit_orig_name {npu0/CurrX[4]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[4]/Q} .original_name {npu0/CurrX[4]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[5]} .original_name {{npu0/CurrX[5]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[5]} .single_bit_orig_name {npu0/CurrX[5]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[5]/Q} .original_name {npu0/CurrX[5]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[6]} .original_name {{npu0/CurrX[6]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[6]} .single_bit_orig_name {npu0/CurrX[6]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[6]/Q} .original_name {npu0/CurrX[6]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[7]} .original_name {{npu0/CurrX[7]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[7]} .single_bit_orig_name {npu0/CurrX[7]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[7]/Q} .original_name {npu0/CurrX[7]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[8]} .original_name {{npu0/CurrX[8]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[8]} .single_bit_orig_name {npu0/CurrX[8]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[8]/Q} .original_name {npu0/CurrX[8]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[9]} .original_name {{npu0/CurrX[9]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[9]} .single_bit_orig_name {npu0/CurrX[9]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[9]/Q} .original_name {npu0/CurrX[9]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[10]} .original_name {{npu0/CurrX[10]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[10]} .single_bit_orig_name {npu0/CurrX[10]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[10]/Q} .original_name {npu0/CurrX[10]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[11]} .original_name {{npu0/CurrX[11]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[11]} .single_bit_orig_name {npu0/CurrX[11]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[11]/Q} .original_name {npu0/CurrX[11]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[12]} .original_name {{npu0/CurrX[12]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[12]} .single_bit_orig_name {npu0/CurrX[12]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[12]/Q} .original_name {npu0/CurrX[12]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[13]} .original_name {{npu0/CurrX[13]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[13]} .single_bit_orig_name {npu0/CurrX[13]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[13]/Q} .original_name {npu0/CurrX[13]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[14]} .original_name {{npu0/CurrX[14]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[14]} .single_bit_orig_name {npu0/CurrX[14]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[14]/Q} .original_name {npu0/CurrX[14]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[15]} .original_name {{npu0/CurrX[15]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[15]} .single_bit_orig_name {npu0/CurrX[15]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[15]/Q} .original_name {npu0/CurrX[15]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[16]} .original_name {{npu0/CurrX[16]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[16]} .single_bit_orig_name {npu0/CurrX[16]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[16]/Q} .original_name {npu0/CurrX[16]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[17]} .original_name {{npu0/CurrX[17]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[17]} .single_bit_orig_name {npu0/CurrX[17]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[17]/Q} .original_name {npu0/CurrX[17]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[18]} .original_name {{npu0/CurrX[18]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[18]} .single_bit_orig_name {npu0/CurrX[18]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[18]/Q} .original_name {npu0/CurrX[18]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[19]} .original_name {{npu0/CurrX[19]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[19]} .single_bit_orig_name {npu0/CurrX[19]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[19]/Q} .original_name {npu0/CurrX[19]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[20]} .original_name {{npu0/CurrX[20]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[20]} .single_bit_orig_name {npu0/CurrX[20]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[20]/Q} .original_name {npu0/CurrX[20]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[21]} .original_name {{npu0/CurrX[21]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[21]} .single_bit_orig_name {npu0/CurrX[21]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[21]/Q} .original_name {npu0/CurrX[21]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[22]} .original_name {{npu0/CurrX[22]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[22]} .single_bit_orig_name {npu0/CurrX[22]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[22]/Q} .original_name {npu0/CurrX[22]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[23]} .original_name {{npu0/CurrX[23]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[23]} .single_bit_orig_name {npu0/CurrX[23]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[23]/Q} .original_name {npu0/CurrX[23]/q}
set_db -quiet {inst:MCU/npu0/CurrX_reg[24]} .original_name {{npu0/CurrX[24]}}
set_db -quiet {inst:MCU/npu0/CurrX_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/CurrX_reg[24]} .single_bit_orig_name {npu0/CurrX[24]}
set_db -quiet {inst:MCU/npu0/CurrX_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/CurrX_reg[24]/Q} .original_name {npu0/CurrX[24]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[0]} .original_name {{npu0/NPUCR[0]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[0]} .single_bit_orig_name {npu0/NPUCR[0]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[0]/Q} .original_name {npu0/NPUCR[0]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[1]} .original_name {{npu0/NPUCR[1]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[1]} .single_bit_orig_name {npu0/NPUCR[1]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[1]/Q} .original_name {npu0/NPUCR[1]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[2]} .original_name {{npu0/NPUCR[2]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[2]} .single_bit_orig_name {npu0/NPUCR[2]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[2]/Q} .original_name {npu0/NPUCR[2]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[3]} .original_name {{npu0/NPUCR[3]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[3]} .single_bit_orig_name {npu0/NPUCR[3]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[3]/Q} .original_name {npu0/NPUCR[3]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[4]} .original_name {{npu0/NPUCR[4]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[4]} .single_bit_orig_name {npu0/NPUCR[4]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[4]/Q} .original_name {npu0/NPUCR[4]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[5]} .original_name {{npu0/NPUCR[5]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[5]} .single_bit_orig_name {npu0/NPUCR[5]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[5]/Q} .original_name {npu0/NPUCR[5]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[6]} .original_name {{npu0/NPUCR[6]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[6]} .single_bit_orig_name {npu0/NPUCR[6]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[6]/Q} .original_name {npu0/NPUCR[6]/q}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[7]} .original_name {{npu0/NPUCR[7]}}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUCR_reg[7]} .single_bit_orig_name {npu0/NPUCR[7]}
set_db -quiet {inst:MCU/npu0/NPUCR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUCR_reg[7]/Q} .original_name {npu0/NPUCR[7]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[0]} .original_name {{npu0/NPUWVSAR[0]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[0]} .single_bit_orig_name {npu0/NPUWVSAR[0]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[0]/Q} .original_name {npu0/NPUWVSAR[0]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[1]} .original_name {{npu0/NPUWVSAR[1]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[1]} .single_bit_orig_name {npu0/NPUWVSAR[1]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[1]/Q} .original_name {npu0/NPUWVSAR[1]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[2]} .original_name {{npu0/NPUWVSAR[2]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[2]} .single_bit_orig_name {npu0/NPUWVSAR[2]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[2]/Q} .original_name {npu0/NPUWVSAR[2]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[3]} .original_name {{npu0/NPUWVSAR[3]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[3]} .single_bit_orig_name {npu0/NPUWVSAR[3]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[3]/Q} .original_name {npu0/NPUWVSAR[3]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[4]} .original_name {{npu0/NPUWVSAR[4]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[4]} .single_bit_orig_name {npu0/NPUWVSAR[4]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[4]/Q} .original_name {npu0/NPUWVSAR[4]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[5]} .original_name {{npu0/NPUWVSAR[5]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[5]} .single_bit_orig_name {npu0/NPUWVSAR[5]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[5]/Q} .original_name {npu0/NPUWVSAR[5]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[6]} .original_name {{npu0/NPUWVSAR[6]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[6]} .single_bit_orig_name {npu0/NPUWVSAR[6]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[6]/Q} .original_name {npu0/NPUWVSAR[6]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[7]} .original_name {{npu0/NPUWVSAR[7]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[7]} .single_bit_orig_name {npu0/NPUWVSAR[7]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[7]/Q} .original_name {npu0/NPUWVSAR[7]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[8]} .original_name {{npu0/NPUWVSAR[8]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[8]} .single_bit_orig_name {npu0/NPUWVSAR[8]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[8]/Q} .original_name {npu0/NPUWVSAR[8]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[9]} .original_name {{npu0/NPUWVSAR[9]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[9]} .single_bit_orig_name {npu0/NPUWVSAR[9]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[9]/Q} .original_name {npu0/NPUWVSAR[9]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[10]} .original_name {{npu0/NPUWVSAR[10]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[10]} .single_bit_orig_name {npu0/NPUWVSAR[10]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[10]/Q} .original_name {npu0/NPUWVSAR[10]/q}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[11]} .original_name {{npu0/NPUWVSAR[11]}}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[11]} .single_bit_orig_name {npu0/NPUWVSAR[11]}
set_db -quiet {inst:MCU/npu0/NPUWVSAR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/npu0/NPUWVSAR_reg[11]/Q} .original_name {npu0/NPUWVSAR[11]/q}
set_db -quiet hinst:MCU/por .original_name por
set_db -quiet hinst:MCU/por .single_bit_orig_name por
set_db -quiet hpin:MCU/por/resetn_in .original_name por/resetn_in
set_db -quiet hpin:MCU/por/resetn_out .original_name por/resetn_out
set_db -quiet hpin:MCU/por/resetn_in .original_name por/resetn_in
set_db -quiet hpin:MCU/por/resetn_out .original_name por/resetn_out
set_db -quiet inst:MCU/ram0 .original_name ram0
set_db -quiet inst:MCU/ram0 .single_bit_orig_name ram0
set_db -quiet inst:MCU/ram0 .gint_phase_inversion false
set_db -quiet {pin:MCU/ram0/Q[31]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[30]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[29]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[28]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[27]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[26]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[25]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[24]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[23]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[22]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[21]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[20]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[19]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[18]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[17]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[16]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[15]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[14]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[13]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[12]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[11]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[10]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[9]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[8]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[7]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[6]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[5]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[4]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[3]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[2]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[1]} .original_name ram0/Q
set_db -quiet {pin:MCU/ram0/Q[0]} .original_name ram0/Q
set_db -quiet inst:MCU/ram1 .original_name ram1
set_db -quiet inst:MCU/ram1 .single_bit_orig_name ram1
set_db -quiet inst:MCU/ram1 .gint_phase_inversion false
set_db -quiet {pin:MCU/ram1/Q[31]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[30]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[29]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[28]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[27]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[26]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[25]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[24]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[23]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[22]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[21]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[20]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[19]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[18]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[17]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[16]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[15]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[14]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[13]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[12]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[11]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[10]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[9]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[8]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[7]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[6]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[5]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[4]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[3]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[2]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[1]} .original_name ram1/Q
set_db -quiet {pin:MCU/ram1/Q[0]} .original_name ram1/Q
set_db -quiet inst:MCU/rom0 .original_name rom0
set_db -quiet inst:MCU/rom0 .single_bit_orig_name rom0
set_db -quiet inst:MCU/rom0 .gint_phase_inversion false
set_db -quiet {pin:MCU/rom0/Q[31]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[30]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[29]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[28]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[27]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[26]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[25]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[24]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[23]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[22]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[21]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[20]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[19]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[18]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[17]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[16]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[15]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[14]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[13]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[12]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[11]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[10]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[9]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[8]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[7]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[6]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[5]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[4]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[3]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[2]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[1]} .original_name rom0/Q
set_db -quiet {pin:MCU/rom0/Q[0]} .original_name rom0/Q
set_db -quiet module:MCU/SARADC .hdl_user_name SARADC
set_db -quiet module:MCU/SARADC .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/SARADC.vhd} {../hdl} {}}}
set_db -quiet module:MCU/SARADC .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/SARADC .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373_4 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11373_4 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11373_4 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373_4 .boundary_opto strict_no
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST172/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST172/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_11373_5 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11373_5 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11373_5 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373_5 .boundary_opto strict_no
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST173/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST173/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_168 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_168 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_168 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_168 .boundary_opto strict_no
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST174/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST174/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_169 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_169 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_169 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_169 .boundary_opto strict_no
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST175/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST175/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_170 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_170 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_170 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_170 .boundary_opto strict_no
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST176/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/saradc0/RC_CG_HIER_INST176/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[1]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[1]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[1]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[1]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[1]/Q} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[1]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[2]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[2]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[2]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[2]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[2]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[2]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[3]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[3]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[3]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[3]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[3]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[3]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[4]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[4]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[4]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[4]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[4]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[4]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[5]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[5]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[5]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[5]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[5]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[5]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[6]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[6]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[6]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[6]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[6]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[6]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[7]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[7]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[7]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[7]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[7]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[7]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[8]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[8]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[8]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[8]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[8]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[8]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[9]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[9]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[9]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[9]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[9]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[9]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[10]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[10]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[10]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[10]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[10]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[10]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[11]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[11]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[11]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[11]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[11]/Q} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[11]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[12]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[12]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[12]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[12]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[12]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[12]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[13]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[13]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[13]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[13]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[13]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[13]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[14]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[14]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[14]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[14]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[14]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[14]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[15]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[15]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[15]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[15]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[15]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[15]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[0]} .original_name {{saradc0/SARADC_CR[0]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[0]} .single_bit_orig_name {saradc0/SARADC_CR[0]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[0]/QN} .original_name {saradc0/SARADC_CR[0]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[1]} .original_name {{saradc0/SARADC_CR[1]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[1]} .single_bit_orig_name {saradc0/SARADC_CR[1]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[1]/Q} .original_name {saradc0/SARADC_CR[1]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[2]} .original_name {{saradc0/SARADC_CR[2]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[2]} .single_bit_orig_name {saradc0/SARADC_CR[2]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[2]/Q} .original_name {saradc0/SARADC_CR[2]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[3]} .original_name {{saradc0/SARADC_CR[3]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[3]} .single_bit_orig_name {saradc0/SARADC_CR[3]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[3]/Q} .original_name {saradc0/SARADC_CR[3]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[4]} .original_name {{saradc0/SARADC_CR[4]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[4]} .single_bit_orig_name {saradc0/SARADC_CR[4]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[4]/Q} .original_name {saradc0/SARADC_CR[4]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[5]} .original_name {{saradc0/SARADC_CR[5]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[5]} .single_bit_orig_name {saradc0/SARADC_CR[5]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[5]/Q} .original_name {saradc0/SARADC_CR[5]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[6]} .original_name {{saradc0/SARADC_CR[6]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[6]} .single_bit_orig_name {saradc0/SARADC_CR[6]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[6]/QN} .original_name {saradc0/SARADC_CR[6]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[7]} .original_name {{saradc0/SARADC_CR[7]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[7]} .single_bit_orig_name {saradc0/SARADC_CR[7]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[7]/QN} .original_name {saradc0/SARADC_CR[7]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[0]} .original_name {{saradc0/SARADC_SR_ltch[0]}}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[0]} .single_bit_orig_name {saradc0/SARADC_SR_ltch[0]}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_SR_ltch_reg[0]/Q} .original_name {saradc0/SARADC_SR_ltch[0]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[1]} .original_name {{saradc0/SARADC_SR_ltch[1]}}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[1]} .single_bit_orig_name {saradc0/SARADC_SR_ltch[1]}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_SR_ltch_reg[1]/Q} .original_name {saradc0/SARADC_SR_ltch[1]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[2]} .original_name {{saradc0/SARADC_SR_ltch[2]}}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[2]} .single_bit_orig_name {saradc0/SARADC_SR_ltch[2]}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_SR_ltch_reg[2]/Q} .original_name {saradc0/SARADC_SR_ltch[2]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[3]} .original_name {{saradc0/SARADC_SR_ltch[3]}}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[3]} .single_bit_orig_name {saradc0/SARADC_SR_ltch[3]}
set_db -quiet {inst:MCU/saradc0/SARADC_SR_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_SR_ltch_reg[3]/Q} .original_name {saradc0/SARADC_SR_ltch[3]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[0]} .original_name {{saradc0/SARADC_TPR[0]}}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[0]} .single_bit_orig_name {saradc0/SARADC_TPR[0]}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_TPR_reg[0]/Q} .original_name {saradc0/SARADC_TPR[0]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[1]} .original_name {{saradc0/SARADC_TPR[1]}}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[1]} .single_bit_orig_name {saradc0/SARADC_TPR[1]}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_TPR_reg[1]/QN} .original_name {saradc0/SARADC_TPR[1]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[2]} .original_name {{saradc0/SARADC_TPR[2]}}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[2]} .single_bit_orig_name {saradc0/SARADC_TPR[2]}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_TPR_reg[2]/QN} .original_name {saradc0/SARADC_TPR[2]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[3]} .original_name {{saradc0/SARADC_TPR[3]}}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[3]} .single_bit_orig_name {saradc0/SARADC_TPR[3]}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_TPR_reg[3]/Q} .original_name {saradc0/SARADC_TPR[3]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[4]} .original_name {{saradc0/SARADC_TPR[4]}}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[4]} .single_bit_orig_name {saradc0/SARADC_TPR[4]}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_TPR_reg[4]/Q} .original_name {saradc0/SARADC_TPR[4]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[5]} .original_name {{saradc0/SARADC_TPR[5]}}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[5]} .single_bit_orig_name {saradc0/SARADC_TPR[5]}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_TPR_reg[5]/Q} .original_name {saradc0/SARADC_TPR[5]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[6]} .original_name {{saradc0/SARADC_TPR[6]}}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[6]} .single_bit_orig_name {saradc0/SARADC_TPR[6]}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_TPR_reg[6]/QN} .original_name {saradc0/SARADC_TPR[6]/q}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[7]} .original_name {{saradc0/SARADC_TPR[7]}}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[7]} .single_bit_orig_name {saradc0/SARADC_TPR[7]}
set_db -quiet {inst:MCU/saradc0/SARADC_TPR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_TPR_reg[7]/Q} .original_name {saradc0/SARADC_TPR[7]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[0]} .original_name {{saradc0/adc_data_out[0]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[0]} .single_bit_orig_name {saradc0/adc_data_out[0]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[0]/Q} .original_name {saradc0/adc_data_out[0]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[1]} .original_name {{saradc0/adc_data_out[1]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[1]} .single_bit_orig_name {saradc0/adc_data_out[1]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[1]/Q} .original_name {saradc0/adc_data_out[1]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[2]} .original_name {{saradc0/adc_data_out[2]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[2]} .single_bit_orig_name {saradc0/adc_data_out[2]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[2]/Q} .original_name {saradc0/adc_data_out[2]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[3]} .original_name {{saradc0/adc_data_out[3]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[3]} .single_bit_orig_name {saradc0/adc_data_out[3]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[3]/Q} .original_name {saradc0/adc_data_out[3]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[6]} .original_name {{saradc0/adc_data_out[6]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[6]} .single_bit_orig_name {saradc0/adc_data_out[6]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[6]/QN} .original_name {saradc0/adc_data_out[6]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[7]} .original_name {{saradc0/adc_data_out[7]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[7]} .single_bit_orig_name {saradc0/adc_data_out[7]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[7]/Q} .original_name {saradc0/adc_data_out[7]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[8]} .original_name {{saradc0/adc_data_out[8]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[8]} .single_bit_orig_name {saradc0/adc_data_out[8]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[8]/QN} .original_name {saradc0/adc_data_out[8]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[9]} .original_name {{saradc0/adc_data_out[9]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[9]} .single_bit_orig_name {saradc0/adc_data_out[9]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[9]/Q} .original_name {saradc0/adc_data_out[9]/q}
set_db -quiet inst:MCU/saradc0/adc_ready_prev_reg .original_name saradc0/adc_ready_prev
set_db -quiet inst:MCU/saradc0/adc_ready_prev_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/saradc0/adc_ready_prev_reg .single_bit_orig_name saradc0/adc_ready_prev
set_db -quiet inst:MCU/saradc0/adc_ready_prev_reg .gint_phase_inversion false
set_db -quiet pin:MCU/saradc0/adc_ready_prev_reg/QN .original_name saradc0/adc_ready_prev/q
set_db -quiet {inst:MCU/saradc0/read_data_reg[1]} .original_name {{saradc0/read_data[1]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[1]} .single_bit_orig_name {saradc0/read_data[1]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[1]/Q} .original_name {saradc0/read_data[1]/q}
set_db -quiet {inst:MCU/saradc0/read_data_reg[2]} .original_name {{saradc0/read_data[2]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[2]} .single_bit_orig_name {saradc0/read_data[2]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[2]/Q} .original_name {saradc0/read_data[2]/q}
set_db -quiet {inst:MCU/saradc0/read_data_reg[6]} .original_name {{saradc0/read_data[6]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[6]} .single_bit_orig_name {saradc0/read_data[6]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[6]/Q} .original_name {saradc0/read_data[6]/q}
set_db -quiet {inst:MCU/saradc0/read_data_reg[7]} .original_name {{saradc0/read_data[7]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[7]} .single_bit_orig_name {saradc0/read_data[7]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[7]/Q} .original_name {saradc0/read_data[7]/q}
set_db -quiet {inst:MCU/saradc0/read_data_reg[8]} .original_name {{saradc0/read_data[8]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[8]} .single_bit_orig_name {saradc0/read_data[8]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[8]/Q} .original_name {saradc0/read_data[8]/q}
set_db -quiet {inst:MCU/saradc0/read_data_reg[9]} .original_name {{saradc0/read_data[9]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[9]} .single_bit_orig_name {saradc0/read_data[9]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[9]/Q} .original_name {saradc0/read_data[9]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[3]} .original_name {{saradc0/ADC_sync_sample_step_counter[3]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[3]} .single_bit_orig_name {saradc0/ADC_sync_sample_step_counter[3]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_sample_step_counter_reg[3]/Q} .original_name {saradc0/ADC_sync_sample_step_counter[3]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[2]} .original_name {{saradc0/ADC_sync_sample_step_counter[2]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[2]} .single_bit_orig_name {saradc0/ADC_sync_sample_step_counter[2]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_sample_step_counter_reg[2]/Q} .original_name {saradc0/ADC_sync_sample_step_counter[2]/q}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[1]} .original_name {{saradc0/ADC_sync_sample_step_counter[1]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[1]} .single_bit_orig_name {saradc0/ADC_sync_sample_step_counter[1]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_sample_step_counter_reg[1]/Q} .original_name {saradc0/ADC_sync_sample_step_counter[1]/q}
set_db -quiet inst:MCU/saradc0/clr_adc_ovf_if_reg .original_name saradc0/clr_adc_ovf_if
set_db -quiet inst:MCU/saradc0/clr_adc_ovf_if_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/saradc0/clr_adc_ovf_if_reg .single_bit_orig_name saradc0/clr_adc_ovf_if
set_db -quiet inst:MCU/saradc0/clr_adc_ovf_if_reg .gint_phase_inversion false
set_db -quiet pin:MCU/saradc0/clr_adc_ovf_if_reg/Q .original_name saradc0/clr_adc_ovf_if/q
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[8]} .original_name {{saradc0/SARADC_CR[8]}}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[8]} .single_bit_orig_name {saradc0/SARADC_CR[8]}
set_db -quiet {inst:MCU/saradc0/SARADC_CR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/SARADC_CR_reg[8]/Q} .original_name {saradc0/SARADC_CR[8]/q}
set_db -quiet inst:MCU/saradc0/clr_data_valid_reg .original_name saradc0/clr_data_valid
set_db -quiet inst:MCU/saradc0/clr_data_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/saradc0/clr_data_valid_reg .single_bit_orig_name saradc0/clr_data_valid
set_db -quiet inst:MCU/saradc0/clr_data_valid_reg .gint_phase_inversion false
set_db -quiet pin:MCU/saradc0/clr_data_valid_reg/Q .original_name saradc0/clr_data_valid/q
set_db -quiet {inst:MCU/saradc0/read_data_reg[5]} .original_name {{saradc0/read_data[5]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[5]} .single_bit_orig_name {saradc0/read_data[5]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[5]/Q} .original_name {saradc0/read_data[5]/q}
set_db -quiet {inst:MCU/saradc0/read_data_reg[4]} .original_name {{saradc0/read_data[4]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[4]} .single_bit_orig_name {saradc0/read_data[4]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[4]/Q} .original_name {saradc0/read_data[4]/q}
set_db -quiet {inst:MCU/saradc0/read_data_reg[3]} .original_name {{saradc0/read_data[3]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[3]} .single_bit_orig_name {saradc0/read_data[3]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[3]/Q} .original_name {saradc0/read_data[3]/q}
set_db -quiet inst:MCU/saradc0/ADC_sync_clock_conversion_phase_reg .original_name saradc0/ADC_sync_clock_conversion_phase
set_db -quiet inst:MCU/saradc0/ADC_sync_clock_conversion_phase_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/saradc0/ADC_sync_clock_conversion_phase_reg .single_bit_orig_name saradc0/ADC_sync_clock_conversion_phase
set_db -quiet inst:MCU/saradc0/ADC_sync_clock_conversion_phase_reg .gint_phase_inversion false
set_db -quiet pin:MCU/saradc0/ADC_sync_clock_conversion_phase_reg/Q .original_name saradc0/ADC_sync_clock_conversion_phase/q
set_db -quiet {inst:MCU/saradc0/read_data_reg[0]} .original_name {{saradc0/read_data[0]}}
set_db -quiet {inst:MCU/saradc0/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/read_data_reg[0]} .single_bit_orig_name {saradc0/read_data[0]}
set_db -quiet {inst:MCU/saradc0/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/read_data_reg[0]/Q} .original_name {saradc0/read_data[0]/q}
set_db -quiet inst:MCU/saradc0/adc_ovf_if_reg .original_name saradc0/adc_ovf_if
set_db -quiet inst:MCU/saradc0/adc_ovf_if_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/saradc0/adc_ovf_if_reg .single_bit_orig_name saradc0/adc_ovf_if
set_db -quiet inst:MCU/saradc0/adc_ovf_if_reg .gint_phase_inversion false
set_db -quiet pin:MCU/saradc0/adc_ovf_if_reg/Q .original_name saradc0/adc_ovf_if/q
set_db -quiet inst:MCU/saradc0/conv_busy_reg .original_name saradc0/conv_busy
set_db -quiet inst:MCU/saradc0/conv_busy_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/saradc0/conv_busy_reg .single_bit_orig_name saradc0/conv_busy
set_db -quiet inst:MCU/saradc0/conv_busy_reg .gint_phase_inversion false
set_db -quiet pin:MCU/saradc0/conv_busy_reg/Q .original_name saradc0/conv_busy/q
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[0]} .original_name {{saradc0/ADC_sync_sample_step_counter[0]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[0]} .single_bit_orig_name {saradc0/ADC_sync_sample_step_counter[0]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_sample_step_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_sample_step_counter_reg[0]/Q} .original_name {saradc0/ADC_sync_sample_step_counter[0]/q}
set_db -quiet inst:MCU/saradc0/adc_data_valid_reg .original_name saradc0/adc_data_valid
set_db -quiet inst:MCU/saradc0/adc_data_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/saradc0/adc_data_valid_reg .single_bit_orig_name saradc0/adc_data_valid
set_db -quiet inst:MCU/saradc0/adc_data_valid_reg .gint_phase_inversion false
set_db -quiet pin:MCU/saradc0/adc_data_valid_reg/Q .original_name saradc0/adc_data_valid/q
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[0]} .original_name {{saradc0/ADC_sync_clock_phase_shift_reg[0]}}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[0]} .single_bit_orig_name {saradc0/ADC_sync_clock_phase_shift_reg[0]}
set_db -quiet {inst:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/ADC_sync_clock_phase_shift_reg_reg[0]/QN} .original_name {saradc0/ADC_sync_clock_phase_shift_reg[0]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[5]} .original_name {{saradc0/adc_data_out[5]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[5]} .single_bit_orig_name {saradc0/adc_data_out[5]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[5]/QN} .original_name {saradc0/adc_data_out[5]/q}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[4]} .original_name {{saradc0/adc_data_out[4]}}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[4]} .single_bit_orig_name {saradc0/adc_data_out[4]}
set_db -quiet {inst:MCU/saradc0/adc_data_out_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/saradc0/adc_data_out_reg[4]/QN} .original_name {saradc0/adc_data_out[4]/q}
set_db -quiet module:MCU/SPI_ENABLE_EXTENDED_MEM1 .hdl_user_name SPI
set_db -quiet module:MCU/SPI_ENABLE_EXTENDED_MEM1 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/SPI.vhd} {../hdl} {}}}
set_db -quiet module:MCU/SPI_ENABLE_EXTENDED_MEM1 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/SPI_ENABLE_EXTENDED_MEM1 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_171 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_171 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_171 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_171 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST177/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST177/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_172 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_172 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_172 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_172 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST178/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST178/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_173 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_173 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_173 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_173 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST179/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST179/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_174 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_174 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_174 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_174 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST180/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST180/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_175 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_175 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_175 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_175 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST181/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST181/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_176 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_176 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_176 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_176 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST182/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST182/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_177 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_177 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_177 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_177 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST183/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST183/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_178 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_178 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_178 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_178 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST184/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST184/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_179 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_179 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_179 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_179 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST185/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST185/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_180 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_180 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_180 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_180 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST186/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST186/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_181 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_181 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_181 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_181 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST187/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST187/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_182 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_182 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_182 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_182 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST188/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST188/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_183 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_183 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_183 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_183 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST189/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST189/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_184 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_184 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_184 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_184 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST190/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST190/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_185 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_185 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_185 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_185 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST191/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST191/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_186 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_186 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_186 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_186 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST192/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST192/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_187 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_187 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_187 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_187 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST193/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST193/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_188 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_188 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_188 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_188 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST194/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST194/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_189 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_189 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_189 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_189 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST195/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST195/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_11373_6 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11373_6 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11373_6 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373_6 .boundary_opto strict_no
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST196/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi0/RC_CG_HIER_INST196/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8188 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8188 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8188 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8188 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/spi0/cg_clk_baud/CG1 .original_name spi0/cg_clk_baud/CG1
set_db -quiet inst:MCU/spi0/cg_clk_baud/CG1 .single_bit_orig_name spi0/cg_clk_baud/CG1
set_db -quiet inst:MCU/spi0/cg_clk_baud/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/cg_clk_baud/CG1/ECK .original_name spi0/cg_clk_baud/CG1/ECK
set_db -quiet module:MCU/ClkGate_8189 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8189 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8189 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8189 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/spi0/cg_clk_baud_src/CG1 .original_name spi0/cg_clk_baud_src/CG1
set_db -quiet inst:MCU/spi0/cg_clk_baud_src/CG1 .single_bit_orig_name spi0/cg_clk_baud_src/CG1
set_db -quiet inst:MCU/spi0/cg_clk_baud_src/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/cg_clk_baud_src/CG1/ECK .original_name spi0/cg_clk_baud_src/CG1/ECK
set_db -quiet module:MCU/ClkGate_8187 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8187 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8187 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8187 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/spi0/gen_flash.CGFlash/CG1 .original_name spi0/gen_flash.CGFlash/CG1
set_db -quiet inst:MCU/spi0/gen_flash.CGFlash/CG1 .single_bit_orig_name spi0/gen_flash.CGFlash/CG1
set_db -quiet inst:MCU/spi0/gen_flash.CGFlash/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/gen_flash.CGFlash/CG1/ECK .original_name spi0/gen_flash.CGFlash/CG1/ECK
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[4]} .original_name {{spi0/SPIxCR[4]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[4]} .single_bit_orig_name {spi0/SPIxCR[4]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[4]/Q} .original_name {spi0/SPIxCR[4]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[5]} .original_name {{spi0/SPIxCR[5]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[5]} .single_bit_orig_name {spi0/SPIxCR[5]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[5]/Q} .original_name {spi0/SPIxCR[5]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[6]} .original_name {{spi0/SPIxCR[6]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[6]} .single_bit_orig_name {spi0/SPIxCR[6]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[6]/Q} .original_name {spi0/SPIxCR[6]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[7]} .original_name {{spi0/SPIxCR[7]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[7]} .single_bit_orig_name {spi0/SPIxCR[7]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[7]/Q} .original_name {spi0/SPIxCR[7]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[1]} .original_name {{spi0/SPIxRX_ltch[1]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[1]} .single_bit_orig_name {spi0/SPIxRX_ltch[1]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[1]/Q} .original_name {spi0/SPIxRX_ltch[1]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[2]} .original_name {{spi0/SPIxRX_ltch[2]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[2]} .single_bit_orig_name {spi0/SPIxRX_ltch[2]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[2]/Q} .original_name {spi0/SPIxRX_ltch[2]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[3]} .original_name {{spi0/SPIxRX_ltch[3]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[3]} .single_bit_orig_name {spi0/SPIxRX_ltch[3]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[3]/Q} .original_name {spi0/SPIxRX_ltch[3]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[4]} .original_name {{spi0/SPIxRX_ltch[4]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[4]} .single_bit_orig_name {spi0/SPIxRX_ltch[4]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[4]/Q} .original_name {spi0/SPIxRX_ltch[4]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[5]} .original_name {{spi0/SPIxRX_ltch[5]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[5]} .single_bit_orig_name {spi0/SPIxRX_ltch[5]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[5]/Q} .original_name {spi0/SPIxRX_ltch[5]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[6]} .original_name {{spi0/SPIxRX_ltch[6]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[6]} .single_bit_orig_name {spi0/SPIxRX_ltch[6]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[6]/Q} .original_name {spi0/SPIxRX_ltch[6]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[7]} .original_name {{spi0/SPIxRX_ltch[7]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[7]} .single_bit_orig_name {spi0/SPIxRX_ltch[7]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[7]/Q} .original_name {spi0/SPIxRX_ltch[7]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[8]} .original_name {{spi0/SPIxRX_ltch[8]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[8]} .single_bit_orig_name {spi0/SPIxRX_ltch[8]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[8]/Q} .original_name {spi0/SPIxRX_ltch[8]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[9]} .original_name {{spi0/SPIxRX_ltch[9]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[9]} .single_bit_orig_name {spi0/SPIxRX_ltch[9]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[9]/Q} .original_name {spi0/SPIxRX_ltch[9]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[10]} .original_name {{spi0/SPIxRX_ltch[10]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[10]} .single_bit_orig_name {spi0/SPIxRX_ltch[10]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[10]/Q} .original_name {spi0/SPIxRX_ltch[10]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[11]} .original_name {{spi0/SPIxRX_ltch[11]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[11]} .single_bit_orig_name {spi0/SPIxRX_ltch[11]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[11]/Q} .original_name {spi0/SPIxRX_ltch[11]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[12]} .original_name {{spi0/SPIxRX_ltch[12]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[12]} .single_bit_orig_name {spi0/SPIxRX_ltch[12]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[12]/Q} .original_name {spi0/SPIxRX_ltch[12]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[13]} .original_name {{spi0/SPIxRX_ltch[13]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[13]} .single_bit_orig_name {spi0/SPIxRX_ltch[13]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[13]/Q} .original_name {spi0/SPIxRX_ltch[13]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[14]} .original_name {{spi0/SPIxRX_ltch[14]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[14]} .single_bit_orig_name {spi0/SPIxRX_ltch[14]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[14]/Q} .original_name {spi0/SPIxRX_ltch[14]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[15]} .original_name {{spi0/SPIxRX_ltch[15]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[15]} .single_bit_orig_name {spi0/SPIxRX_ltch[15]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[15]/Q} .original_name {spi0/SPIxRX_ltch[15]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[16]} .original_name {{spi0/SPIxRX_ltch[16]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[16]} .single_bit_orig_name {spi0/SPIxRX_ltch[16]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[16]/Q} .original_name {spi0/SPIxRX_ltch[16]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[18]} .original_name {{spi0/SPIxRX_ltch[18]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[18]} .single_bit_orig_name {spi0/SPIxRX_ltch[18]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[18]/Q} .original_name {spi0/SPIxRX_ltch[18]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[19]} .original_name {{spi0/SPIxRX_ltch[19]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[19]} .single_bit_orig_name {spi0/SPIxRX_ltch[19]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[19]/Q} .original_name {spi0/SPIxRX_ltch[19]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[20]} .original_name {{spi0/SPIxRX_ltch[20]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[20]} .single_bit_orig_name {spi0/SPIxRX_ltch[20]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[20]/Q} .original_name {spi0/SPIxRX_ltch[20]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[21]} .original_name {{spi0/SPIxRX_ltch[21]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[21]} .single_bit_orig_name {spi0/SPIxRX_ltch[21]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[21]/Q} .original_name {spi0/SPIxRX_ltch[21]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[22]} .original_name {{spi0/SPIxRX_ltch[22]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[22]} .single_bit_orig_name {spi0/SPIxRX_ltch[22]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[22]/Q} .original_name {spi0/SPIxRX_ltch[22]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[23]} .original_name {{spi0/SPIxRX_ltch[23]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[23]} .single_bit_orig_name {spi0/SPIxRX_ltch[23]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[23]/Q} .original_name {spi0/SPIxRX_ltch[23]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[24]} .original_name {{spi0/SPIxRX_ltch[24]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[24]} .single_bit_orig_name {spi0/SPIxRX_ltch[24]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[24]/Q} .original_name {spi0/SPIxRX_ltch[24]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[25]} .original_name {{spi0/SPIxRX_ltch[25]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[25]} .single_bit_orig_name {spi0/SPIxRX_ltch[25]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[25]/Q} .original_name {spi0/SPIxRX_ltch[25]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[26]} .original_name {{spi0/SPIxRX_ltch[26]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[26]} .single_bit_orig_name {spi0/SPIxRX_ltch[26]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[26]/Q} .original_name {spi0/SPIxRX_ltch[26]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[28]} .original_name {{spi0/SPIxRX_ltch[28]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[28]} .single_bit_orig_name {spi0/SPIxRX_ltch[28]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[28]/Q} .original_name {spi0/SPIxRX_ltch[28]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[29]} .original_name {{spi0/SPIxRX_ltch[29]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[29]} .single_bit_orig_name {spi0/SPIxRX_ltch[29]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[29]/Q} .original_name {spi0/SPIxRX_ltch[29]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[30]} .original_name {{spi0/SPIxRX_ltch[30]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[30]} .single_bit_orig_name {spi0/SPIxRX_ltch[30]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[30]/Q} .original_name {spi0/SPIxRX_ltch[30]/q}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[1]} .original_name {{spi0/SPIxSR_ltch[1]}}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[1]} .single_bit_orig_name {spi0/SPIxSR_ltch[1]}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxSR_ltch_reg[1]/Q} .original_name {spi0/SPIxSR_ltch[1]/q}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[2]} .original_name {{spi0/SPIxSR_ltch[2]}}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[2]} .single_bit_orig_name {spi0/SPIxSR_ltch[2]}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxSR_ltch_reg[2]/Q} .original_name {spi0/SPIxSR_ltch[2]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[1]} .original_name {{spi0/SPIxTX[1]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[1]} .single_bit_orig_name {spi0/SPIxTX[1]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[1]/Q} .original_name {spi0/SPIxTX[1]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[2]} .original_name {{spi0/SPIxTX[2]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[2]} .single_bit_orig_name {spi0/SPIxTX[2]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[2]/Q} .original_name {spi0/SPIxTX[2]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[3]} .original_name {{spi0/SPIxTX[3]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[3]} .single_bit_orig_name {spi0/SPIxTX[3]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[3]/Q} .original_name {spi0/SPIxTX[3]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[4]} .original_name {{spi0/SPIxTX[4]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[4]} .single_bit_orig_name {spi0/SPIxTX[4]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[4]/Q} .original_name {spi0/SPIxTX[4]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[5]} .original_name {{spi0/SPIxTX[5]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[5]} .single_bit_orig_name {spi0/SPIxTX[5]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[5]/Q} .original_name {spi0/SPIxTX[5]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[6]} .original_name {{spi0/SPIxTX[6]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[6]} .single_bit_orig_name {spi0/SPIxTX[6]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[6]/Q} .original_name {spi0/SPIxTX[6]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[7]} .original_name {{spi0/SPIxTX[7]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[7]} .single_bit_orig_name {spi0/SPIxTX[7]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[7]/Q} .original_name {spi0/SPIxTX[7]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[8]} .original_name {{spi0/SPIxTX[8]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[8]} .single_bit_orig_name {spi0/SPIxTX[8]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[8]/Q} .original_name {spi0/SPIxTX[8]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[9]} .original_name {{spi0/SPIxTX[9]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[9]} .single_bit_orig_name {spi0/SPIxTX[9]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[9]/Q} .original_name {spi0/SPIxTX[9]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[10]} .original_name {{spi0/SPIxTX[10]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[10]} .single_bit_orig_name {spi0/SPIxTX[10]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[10]/Q} .original_name {spi0/SPIxTX[10]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[11]} .original_name {{spi0/SPIxTX[11]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[11]} .single_bit_orig_name {spi0/SPIxTX[11]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[11]/Q} .original_name {spi0/SPIxTX[11]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[12]} .original_name {{spi0/SPIxTX[12]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[12]} .single_bit_orig_name {spi0/SPIxTX[12]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[12]/Q} .original_name {spi0/SPIxTX[12]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[13]} .original_name {{spi0/SPIxTX[13]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[13]} .single_bit_orig_name {spi0/SPIxTX[13]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[13]/Q} .original_name {spi0/SPIxTX[13]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[14]} .original_name {{spi0/SPIxTX[14]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[14]} .single_bit_orig_name {spi0/SPIxTX[14]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[14]/Q} .original_name {spi0/SPIxTX[14]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[15]} .original_name {{spi0/SPIxTX[15]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[15]} .single_bit_orig_name {spi0/SPIxTX[15]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[15]/Q} .original_name {spi0/SPIxTX[15]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[16]} .original_name {{spi0/SPIxTX[16]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[16]} .single_bit_orig_name {spi0/SPIxTX[16]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[16]/Q} .original_name {spi0/SPIxTX[16]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[18]} .original_name {{spi0/SPIxTX[18]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[18]} .single_bit_orig_name {spi0/SPIxTX[18]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[18]/Q} .original_name {spi0/SPIxTX[18]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[19]} .original_name {{spi0/SPIxTX[19]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[19]} .single_bit_orig_name {spi0/SPIxTX[19]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[19]/Q} .original_name {spi0/SPIxTX[19]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[20]} .original_name {{spi0/SPIxTX[20]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[20]} .single_bit_orig_name {spi0/SPIxTX[20]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[20]/Q} .original_name {spi0/SPIxTX[20]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[21]} .original_name {{spi0/SPIxTX[21]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[21]} .single_bit_orig_name {spi0/SPIxTX[21]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[21]/Q} .original_name {spi0/SPIxTX[21]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[22]} .original_name {{spi0/SPIxTX[22]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[22]} .single_bit_orig_name {spi0/SPIxTX[22]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[22]/Q} .original_name {spi0/SPIxTX[22]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[23]} .original_name {{spi0/SPIxTX[23]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[23]} .single_bit_orig_name {spi0/SPIxTX[23]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[23]/Q} .original_name {spi0/SPIxTX[23]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[24]} .original_name {{spi0/SPIxTX[24]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[24]} .single_bit_orig_name {spi0/SPIxTX[24]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[24]/Q} .original_name {spi0/SPIxTX[24]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[25]} .original_name {{spi0/SPIxTX[25]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[25]} .single_bit_orig_name {spi0/SPIxTX[25]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[25]/Q} .original_name {spi0/SPIxTX[25]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[26]} .original_name {{spi0/SPIxTX[26]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[26]} .single_bit_orig_name {spi0/SPIxTX[26]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[26]/Q} .original_name {spi0/SPIxTX[26]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[28]} .original_name {{spi0/SPIxTX[28]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[28]} .single_bit_orig_name {spi0/SPIxTX[28]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[28]/Q} .original_name {spi0/SPIxTX[28]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[29]} .original_name {{spi0/SPIxTX[29]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[29]} .single_bit_orig_name {spi0/SPIxTX[29]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[29]/Q} .original_name {spi0/SPIxTX[29]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[30]} .original_name {{spi0/SPIxTX[30]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[30]} .single_bit_orig_name {spi0/SPIxTX[30]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[30]/Q} .original_name {spi0/SPIxTX[30]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[1]} .original_name {{spi0/m_rx_sreg[1]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[1]} .single_bit_orig_name {spi0/m_rx_sreg[1]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[1]/Q} .original_name {spi0/m_rx_sreg[1]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[2]} .original_name {{spi0/m_rx_sreg[2]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[2]} .single_bit_orig_name {spi0/m_rx_sreg[2]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[2]/Q} .original_name {spi0/m_rx_sreg[2]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[3]} .original_name {{spi0/m_rx_sreg[3]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[3]} .single_bit_orig_name {spi0/m_rx_sreg[3]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[3]/Q} .original_name {spi0/m_rx_sreg[3]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[4]} .original_name {{spi0/m_rx_sreg[4]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[4]} .single_bit_orig_name {spi0/m_rx_sreg[4]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[4]/Q} .original_name {spi0/m_rx_sreg[4]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[5]} .original_name {{spi0/m_rx_sreg[5]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[5]} .single_bit_orig_name {spi0/m_rx_sreg[5]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[5]/Q} .original_name {spi0/m_rx_sreg[5]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[6]} .original_name {{spi0/m_rx_sreg[6]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[6]} .single_bit_orig_name {spi0/m_rx_sreg[6]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[6]/Q} .original_name {spi0/m_rx_sreg[6]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[8]} .original_name {{spi0/m_rx_sreg[8]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[8]} .single_bit_orig_name {spi0/m_rx_sreg[8]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[8]/Q} .original_name {spi0/m_rx_sreg[8]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[10]} .original_name {{spi0/m_rx_sreg[10]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[10]} .single_bit_orig_name {spi0/m_rx_sreg[10]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[10]/Q} .original_name {spi0/m_rx_sreg[10]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[11]} .original_name {{spi0/m_rx_sreg[11]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[11]} .single_bit_orig_name {spi0/m_rx_sreg[11]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[11]/Q} .original_name {spi0/m_rx_sreg[11]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[12]} .original_name {{spi0/m_rx_sreg[12]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[12]} .single_bit_orig_name {spi0/m_rx_sreg[12]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[12]/Q} .original_name {spi0/m_rx_sreg[12]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[13]} .original_name {{spi0/m_rx_sreg[13]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[13]} .single_bit_orig_name {spi0/m_rx_sreg[13]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[13]/Q} .original_name {spi0/m_rx_sreg[13]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[15]} .original_name {{spi0/m_rx_sreg[15]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[15]} .single_bit_orig_name {spi0/m_rx_sreg[15]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[15]/Q} .original_name {spi0/m_rx_sreg[15]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[18]} .original_name {{spi0/m_rx_sreg[18]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[18]} .single_bit_orig_name {spi0/m_rx_sreg[18]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[18]/Q} .original_name {spi0/m_rx_sreg[18]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[19]} .original_name {{spi0/m_rx_sreg[19]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[19]} .single_bit_orig_name {spi0/m_rx_sreg[19]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[19]/Q} .original_name {spi0/m_rx_sreg[19]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[20]} .original_name {{spi0/m_rx_sreg[20]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[20]} .single_bit_orig_name {spi0/m_rx_sreg[20]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[20]/Q} .original_name {spi0/m_rx_sreg[20]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[21]} .original_name {{spi0/m_rx_sreg[21]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[21]} .single_bit_orig_name {spi0/m_rx_sreg[21]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[21]/Q} .original_name {spi0/m_rx_sreg[21]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[25]} .original_name {{spi0/m_rx_sreg[25]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[25]} .single_bit_orig_name {spi0/m_rx_sreg[25]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[25]/Q} .original_name {spi0/m_rx_sreg[25]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[26]} .original_name {{spi0/m_rx_sreg[26]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[26]} .single_bit_orig_name {spi0/m_rx_sreg[26]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[26]/Q} .original_name {spi0/m_rx_sreg[26]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[27]} .original_name {{spi0/m_rx_sreg[27]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[27]} .single_bit_orig_name {spi0/m_rx_sreg[27]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[27]/Q} .original_name {spi0/m_rx_sreg[27]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[28]} .original_name {{spi0/m_rx_sreg[28]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[28]} .single_bit_orig_name {spi0/m_rx_sreg[28]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[28]/Q} .original_name {spi0/m_rx_sreg[28]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[29]} .original_name {{spi0/m_rx_sreg[29]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[29]} .single_bit_orig_name {spi0/m_rx_sreg[29]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[29]/Q} .original_name {spi0/m_rx_sreg[29]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[30]} .original_name {{spi0/m_rx_sreg[30]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[30]} .single_bit_orig_name {spi0/m_rx_sreg[30]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[30]/Q} .original_name {spi0/m_rx_sreg[30]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[1]} .original_name {{spi0/m_tx_sreg[1]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[1]} .single_bit_orig_name {spi0/m_tx_sreg[1]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[1]/Q} .original_name {spi0/m_tx_sreg[1]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[2]} .original_name {{spi0/m_tx_sreg[2]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[2]} .single_bit_orig_name {spi0/m_tx_sreg[2]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[2]/Q} .original_name {spi0/m_tx_sreg[2]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[3]} .original_name {{spi0/m_tx_sreg[3]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[3]} .single_bit_orig_name {spi0/m_tx_sreg[3]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[3]/Q} .original_name {spi0/m_tx_sreg[3]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[4]} .original_name {{spi0/m_tx_sreg[4]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[4]} .single_bit_orig_name {spi0/m_tx_sreg[4]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[4]/Q} .original_name {spi0/m_tx_sreg[4]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[5]} .original_name {{spi0/m_tx_sreg[5]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[5]} .single_bit_orig_name {spi0/m_tx_sreg[5]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[5]/Q} .original_name {spi0/m_tx_sreg[5]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[6]} .original_name {{spi0/m_tx_sreg[6]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[6]} .single_bit_orig_name {spi0/m_tx_sreg[6]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[6]/Q} .original_name {spi0/m_tx_sreg[6]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[7]} .original_name {{spi0/m_tx_sreg[7]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[7]} .single_bit_orig_name {spi0/m_tx_sreg[7]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[7]/Q} .original_name {spi0/m_tx_sreg[7]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[8]} .original_name {{spi0/m_tx_sreg[8]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[8]} .single_bit_orig_name {spi0/m_tx_sreg[8]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[8]/Q} .original_name {spi0/m_tx_sreg[8]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[9]} .original_name {{spi0/m_tx_sreg[9]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[9]} .single_bit_orig_name {spi0/m_tx_sreg[9]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[9]/Q} .original_name {spi0/m_tx_sreg[9]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[10]} .original_name {{spi0/m_tx_sreg[10]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[10]} .single_bit_orig_name {spi0/m_tx_sreg[10]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[10]/Q} .original_name {spi0/m_tx_sreg[10]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[11]} .original_name {{spi0/m_tx_sreg[11]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[11]} .single_bit_orig_name {spi0/m_tx_sreg[11]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[11]/Q} .original_name {spi0/m_tx_sreg[11]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[12]} .original_name {{spi0/m_tx_sreg[12]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[12]} .single_bit_orig_name {spi0/m_tx_sreg[12]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[12]/Q} .original_name {spi0/m_tx_sreg[12]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[13]} .original_name {{spi0/m_tx_sreg[13]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[13]} .single_bit_orig_name {spi0/m_tx_sreg[13]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[13]/Q} .original_name {spi0/m_tx_sreg[13]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[14]} .original_name {{spi0/m_tx_sreg[14]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[14]} .single_bit_orig_name {spi0/m_tx_sreg[14]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[14]/Q} .original_name {spi0/m_tx_sreg[14]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[15]} .original_name {{spi0/m_tx_sreg[15]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[15]} .single_bit_orig_name {spi0/m_tx_sreg[15]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[15]/Q} .original_name {spi0/m_tx_sreg[15]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[16]} .original_name {{spi0/m_tx_sreg[16]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[16]} .single_bit_orig_name {spi0/m_tx_sreg[16]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[16]/Q} .original_name {spi0/m_tx_sreg[16]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[17]} .original_name {{spi0/m_tx_sreg[17]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[17]} .single_bit_orig_name {spi0/m_tx_sreg[17]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[17]/Q} .original_name {spi0/m_tx_sreg[17]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[18]} .original_name {{spi0/m_tx_sreg[18]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[18]} .single_bit_orig_name {spi0/m_tx_sreg[18]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[18]/Q} .original_name {spi0/m_tx_sreg[18]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[19]} .original_name {{spi0/m_tx_sreg[19]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[19]} .single_bit_orig_name {spi0/m_tx_sreg[19]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[19]/Q} .original_name {spi0/m_tx_sreg[19]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[20]} .original_name {{spi0/m_tx_sreg[20]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[20]} .single_bit_orig_name {spi0/m_tx_sreg[20]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[20]/Q} .original_name {spi0/m_tx_sreg[20]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[21]} .original_name {{spi0/m_tx_sreg[21]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[21]} .single_bit_orig_name {spi0/m_tx_sreg[21]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[21]/Q} .original_name {spi0/m_tx_sreg[21]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[22]} .original_name {{spi0/m_tx_sreg[22]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[22]} .single_bit_orig_name {spi0/m_tx_sreg[22]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[22]/Q} .original_name {spi0/m_tx_sreg[22]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[23]} .original_name {{spi0/m_tx_sreg[23]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[23]} .single_bit_orig_name {spi0/m_tx_sreg[23]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[23]/Q} .original_name {spi0/m_tx_sreg[23]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[24]} .original_name {{spi0/m_tx_sreg[24]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[24]} .single_bit_orig_name {spi0/m_tx_sreg[24]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[24]/Q} .original_name {spi0/m_tx_sreg[24]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[25]} .original_name {{spi0/m_tx_sreg[25]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[25]} .single_bit_orig_name {spi0/m_tx_sreg[25]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[25]/Q} .original_name {spi0/m_tx_sreg[25]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[26]} .original_name {{spi0/m_tx_sreg[26]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[26]} .single_bit_orig_name {spi0/m_tx_sreg[26]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[26]/Q} .original_name {spi0/m_tx_sreg[26]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[27]} .original_name {{spi0/m_tx_sreg[27]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[27]} .single_bit_orig_name {spi0/m_tx_sreg[27]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[27]/Q} .original_name {spi0/m_tx_sreg[27]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[28]} .original_name {{spi0/m_tx_sreg[28]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[28]} .single_bit_orig_name {spi0/m_tx_sreg[28]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[28]/Q} .original_name {spi0/m_tx_sreg[28]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[29]} .original_name {{spi0/m_tx_sreg[29]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[29]} .single_bit_orig_name {spi0/m_tx_sreg[29]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[29]/Q} .original_name {spi0/m_tx_sreg[29]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[30]} .original_name {{spi0/m_tx_sreg[30]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[30]} .single_bit_orig_name {spi0/m_tx_sreg[30]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[30]/Q} .original_name {spi0/m_tx_sreg[30]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[31]} .original_name {{spi0/m_tx_sreg[31]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[31]} .single_bit_orig_name {spi0/m_tx_sreg[31]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[31]/Q} .original_name {spi0/m_tx_sreg[31]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[1]} .original_name {{spi0/s_tx_sreg[1]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[1]} .single_bit_orig_name {spi0/s_tx_sreg[1]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[1]/Q} .original_name {spi0/s_tx_sreg[1]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[2]} .original_name {{spi0/s_tx_sreg[2]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[2]} .single_bit_orig_name {spi0/s_tx_sreg[2]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[2]/Q} .original_name {spi0/s_tx_sreg[2]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[3]} .original_name {{spi0/s_tx_sreg[3]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[3]} .single_bit_orig_name {spi0/s_tx_sreg[3]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[3]/Q} .original_name {spi0/s_tx_sreg[3]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[4]} .original_name {{spi0/s_tx_sreg[4]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[4]} .single_bit_orig_name {spi0/s_tx_sreg[4]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[4]/Q} .original_name {spi0/s_tx_sreg[4]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[5]} .original_name {{spi0/s_tx_sreg[5]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[5]} .single_bit_orig_name {spi0/s_tx_sreg[5]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[5]/Q} .original_name {spi0/s_tx_sreg[5]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[6]} .original_name {{spi0/s_tx_sreg[6]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[6]} .single_bit_orig_name {spi0/s_tx_sreg[6]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[6]/Q} .original_name {spi0/s_tx_sreg[6]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[7]} .original_name {{spi0/s_tx_sreg[7]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[7]} .single_bit_orig_name {spi0/s_tx_sreg[7]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[7]/Q} .original_name {spi0/s_tx_sreg[7]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[8]} .original_name {{spi0/s_tx_sreg[8]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[8]} .single_bit_orig_name {spi0/s_tx_sreg[8]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[8]/Q} .original_name {spi0/s_tx_sreg[8]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[9]} .original_name {{spi0/s_tx_sreg[9]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[9]} .single_bit_orig_name {spi0/s_tx_sreg[9]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[9]/Q} .original_name {spi0/s_tx_sreg[9]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[10]} .original_name {{spi0/s_tx_sreg[10]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[10]} .single_bit_orig_name {spi0/s_tx_sreg[10]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[10]/Q} .original_name {spi0/s_tx_sreg[10]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[11]} .original_name {{spi0/s_tx_sreg[11]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[11]} .single_bit_orig_name {spi0/s_tx_sreg[11]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[11]/Q} .original_name {spi0/s_tx_sreg[11]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[12]} .original_name {{spi0/s_tx_sreg[12]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[12]} .single_bit_orig_name {spi0/s_tx_sreg[12]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[12]/Q} .original_name {spi0/s_tx_sreg[12]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[13]} .original_name {{spi0/s_tx_sreg[13]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[13]} .single_bit_orig_name {spi0/s_tx_sreg[13]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[13]/Q} .original_name {spi0/s_tx_sreg[13]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[14]} .original_name {{spi0/s_tx_sreg[14]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[14]} .single_bit_orig_name {spi0/s_tx_sreg[14]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[14]/Q} .original_name {spi0/s_tx_sreg[14]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[15]} .original_name {{spi0/s_tx_sreg[15]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[15]} .single_bit_orig_name {spi0/s_tx_sreg[15]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[15]/Q} .original_name {spi0/s_tx_sreg[15]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[16]} .original_name {{spi0/s_tx_sreg[16]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[16]} .single_bit_orig_name {spi0/s_tx_sreg[16]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[16]/Q} .original_name {spi0/s_tx_sreg[16]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[17]} .original_name {{spi0/s_tx_sreg[17]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[17]} .single_bit_orig_name {spi0/s_tx_sreg[17]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[17]/Q} .original_name {spi0/s_tx_sreg[17]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[18]} .original_name {{spi0/s_tx_sreg[18]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[18]} .single_bit_orig_name {spi0/s_tx_sreg[18]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[18]/Q} .original_name {spi0/s_tx_sreg[18]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[19]} .original_name {{spi0/s_tx_sreg[19]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[19]} .single_bit_orig_name {spi0/s_tx_sreg[19]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[19]/Q} .original_name {spi0/s_tx_sreg[19]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[20]} .original_name {{spi0/s_tx_sreg[20]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[20]} .single_bit_orig_name {spi0/s_tx_sreg[20]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[20]/Q} .original_name {spi0/s_tx_sreg[20]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[21]} .original_name {{spi0/s_tx_sreg[21]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[21]} .single_bit_orig_name {spi0/s_tx_sreg[21]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[21]/Q} .original_name {spi0/s_tx_sreg[21]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[22]} .original_name {{spi0/s_tx_sreg[22]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[22]} .single_bit_orig_name {spi0/s_tx_sreg[22]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[22]/Q} .original_name {spi0/s_tx_sreg[22]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[23]} .original_name {{spi0/s_tx_sreg[23]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[23]} .single_bit_orig_name {spi0/s_tx_sreg[23]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[23]/Q} .original_name {spi0/s_tx_sreg[23]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[24]} .original_name {{spi0/s_tx_sreg[24]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[24]} .single_bit_orig_name {spi0/s_tx_sreg[24]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[24]/Q} .original_name {spi0/s_tx_sreg[24]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[25]} .original_name {{spi0/s_tx_sreg[25]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[25]} .single_bit_orig_name {spi0/s_tx_sreg[25]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[25]/Q} .original_name {spi0/s_tx_sreg[25]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[26]} .original_name {{spi0/s_tx_sreg[26]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[26]} .single_bit_orig_name {spi0/s_tx_sreg[26]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[26]/Q} .original_name {spi0/s_tx_sreg[26]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[27]} .original_name {{spi0/s_tx_sreg[27]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[27]} .single_bit_orig_name {spi0/s_tx_sreg[27]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[27]/Q} .original_name {spi0/s_tx_sreg[27]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[28]} .original_name {{spi0/s_tx_sreg[28]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[28]} .single_bit_orig_name {spi0/s_tx_sreg[28]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[28]/Q} .original_name {spi0/s_tx_sreg[28]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[29]} .original_name {{spi0/s_tx_sreg[29]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[29]} .single_bit_orig_name {spi0/s_tx_sreg[29]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[29]/Q} .original_name {spi0/s_tx_sreg[29]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[30]} .original_name {{spi0/s_tx_sreg[30]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[30]} .single_bit_orig_name {spi0/s_tx_sreg[30]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[30]/Q} .original_name {spi0/s_tx_sreg[30]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[31]} .original_name {{spi0/s_tx_sreg[31]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[31]} .single_bit_orig_name {spi0/s_tx_sreg[31]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[31]/Q} .original_name {spi0/s_tx_sreg[31]/q}
set_db -quiet inst:MCU/spi0/FlashActive_reg .original_name spi0/FlashActive
set_db -quiet inst:MCU/spi0/FlashActive_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/FlashActive_reg .single_bit_orig_name spi0/FlashActive
set_db -quiet inst:MCU/spi0/FlashActive_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/FlashActive_reg/Q .original_name spi0/FlashActive/q
set_db -quiet {inst:MCU/spi0/FlashDelay_reg[0]} .original_name {{spi0/FlashDelay[0]}}
set_db -quiet {inst:MCU/spi0/FlashDelay_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/FlashDelay_reg[0]} .single_bit_orig_name {spi0/FlashDelay[0]}
set_db -quiet {inst:MCU/spi0/FlashDelay_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/FlashDelay_reg[0]/QN} .original_name {spi0/FlashDelay[0]/q}
set_db -quiet {inst:MCU/spi0/FlashDelay_reg[1]} .original_name {{spi0/FlashDelay[1]}}
set_db -quiet {inst:MCU/spi0/FlashDelay_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/FlashDelay_reg[1]} .single_bit_orig_name {spi0/FlashDelay[1]}
set_db -quiet {inst:MCU/spi0/FlashDelay_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/FlashDelay_reg[1]/Q} .original_name {spi0/FlashDelay[1]/q}
set_db -quiet {inst:MCU/spi0/FlashState_reg[0]} .original_name {{spi0/FlashState[0]}}
set_db -quiet {inst:MCU/spi0/FlashState_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/FlashState_reg[0]} .single_bit_orig_name {spi0/FlashState[0]}
set_db -quiet {inst:MCU/spi0/FlashState_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/FlashState_reg[0]/Q} .original_name {spi0/FlashState[0]/q}
set_db -quiet {inst:MCU/spi0/FlashState_reg[1]} .original_name {{spi0/FlashState[1]}}
set_db -quiet {inst:MCU/spi0/FlashState_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/FlashState_reg[1]} .single_bit_orig_name {spi0/FlashState[1]}
set_db -quiet {inst:MCU/spi0/FlashState_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/FlashState_reg[1]/Q} .original_name {spi0/FlashState[1]/q}
set_db -quiet {inst:MCU/spi0/FlashState_reg[2]} .original_name {{spi0/FlashState[2]}}
set_db -quiet {inst:MCU/spi0/FlashState_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/FlashState_reg[2]} .single_bit_orig_name {spi0/FlashState[2]}
set_db -quiet {inst:MCU/spi0/FlashState_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/FlashState_reg[2]/Q} .original_name {spi0/FlashState[2]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[2]} .original_name {{spi0/NextMAB[2]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[2]} .single_bit_orig_name {spi0/NextMAB[2]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[2]/Q} .original_name {spi0/NextMAB[2]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[3]} .original_name {{spi0/NextMAB[3]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[3]} .single_bit_orig_name {spi0/NextMAB[3]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[3]/Q} .original_name {spi0/NextMAB[3]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[4]} .original_name {{spi0/NextMAB[4]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[4]} .single_bit_orig_name {spi0/NextMAB[4]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[4]/Q} .original_name {spi0/NextMAB[4]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[5]} .original_name {{spi0/NextMAB[5]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[5]} .single_bit_orig_name {spi0/NextMAB[5]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[5]/Q} .original_name {spi0/NextMAB[5]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[6]} .original_name {{spi0/NextMAB[6]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[6]} .single_bit_orig_name {spi0/NextMAB[6]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[6]/Q} .original_name {spi0/NextMAB[6]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[7]} .original_name {{spi0/NextMAB[7]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[7]} .single_bit_orig_name {spi0/NextMAB[7]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[7]/Q} .original_name {spi0/NextMAB[7]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[8]} .original_name {{spi0/NextMAB[8]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[8]} .single_bit_orig_name {spi0/NextMAB[8]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[8]/Q} .original_name {spi0/NextMAB[8]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[9]} .original_name {{spi0/NextMAB[9]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[9]} .single_bit_orig_name {spi0/NextMAB[9]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[9]/Q} .original_name {spi0/NextMAB[9]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[10]} .original_name {{spi0/NextMAB[10]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[10]} .single_bit_orig_name {spi0/NextMAB[10]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[10]/Q} .original_name {spi0/NextMAB[10]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[11]} .original_name {{spi0/NextMAB[11]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[11]} .single_bit_orig_name {spi0/NextMAB[11]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[11]/Q} .original_name {spi0/NextMAB[11]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[12]} .original_name {{spi0/NextMAB[12]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[12]} .single_bit_orig_name {spi0/NextMAB[12]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[12]/Q} .original_name {spi0/NextMAB[12]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[13]} .original_name {{spi0/NextMAB[13]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[13]} .single_bit_orig_name {spi0/NextMAB[13]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[13]/Q} .original_name {spi0/NextMAB[13]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[14]} .original_name {{spi0/NextMAB[14]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[14]} .single_bit_orig_name {spi0/NextMAB[14]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[14]/Q} .original_name {spi0/NextMAB[14]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[15]} .original_name {{spi0/NextMAB[15]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[15]} .single_bit_orig_name {spi0/NextMAB[15]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[15]/Q} .original_name {spi0/NextMAB[15]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[16]} .original_name {{spi0/NextMAB[16]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[16]} .single_bit_orig_name {spi0/NextMAB[16]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[16]/Q} .original_name {spi0/NextMAB[16]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[17]} .original_name {{spi0/NextMAB[17]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[17]} .single_bit_orig_name {spi0/NextMAB[17]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[17]/Q} .original_name {spi0/NextMAB[17]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[18]} .original_name {{spi0/NextMAB[18]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[18]} .single_bit_orig_name {spi0/NextMAB[18]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[18]/Q} .original_name {spi0/NextMAB[18]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[19]} .original_name {{spi0/NextMAB[19]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[19]} .single_bit_orig_name {spi0/NextMAB[19]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[19]/Q} .original_name {spi0/NextMAB[19]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[20]} .original_name {{spi0/NextMAB[20]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[20]} .single_bit_orig_name {spi0/NextMAB[20]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[20]/Q} .original_name {spi0/NextMAB[20]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[21]} .original_name {{spi0/NextMAB[21]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[21]} .single_bit_orig_name {spi0/NextMAB[21]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[21]/Q} .original_name {spi0/NextMAB[21]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[22]} .original_name {{spi0/NextMAB[22]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[22]} .single_bit_orig_name {spi0/NextMAB[22]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[22]/Q} .original_name {spi0/NextMAB[22]/q}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[23]} .original_name {{spi0/NextMAB[23]}}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/NextMAB_reg[23]} .single_bit_orig_name {spi0/NextMAB[23]}
set_db -quiet {inst:MCU/spi0/NextMAB_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/NextMAB_reg[23]/Q} .original_name {spi0/NextMAB[23]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[3]} .original_name {{spi0/SPIxCR[3]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[3]} .single_bit_orig_name {spi0/SPIxCR[3]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[3]/QN} .original_name {spi0/SPIxCR[3]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[16]} .original_name {{spi0/SPIxCR[16]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[16]} .single_bit_orig_name {spi0/SPIxCR[16]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[16]/Q} .original_name {spi0/SPIxCR[16]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[18]} .original_name {{spi0/SPIxCR[18]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[18]} .single_bit_orig_name {spi0/SPIxCR[18]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[18]/Q} .original_name {spi0/SPIxCR[18]/q}
set_db -quiet inst:MCU/spi0/StartTXFlash_reg .original_name spi0/StartTXFlash
set_db -quiet inst:MCU/spi0/StartTXFlash_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/StartTXFlash_reg .single_bit_orig_name spi0/StartTXFlash
set_db -quiet inst:MCU/spi0/StartTXFlash_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/StartTXFlash_reg/Q .original_name spi0/StartTXFlash/q
set_db -quiet {inst:MCU/spi0/baud_counter_reg[0]} .original_name {{spi0/baud_counter[0]}}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/baud_counter_reg[0]} .single_bit_orig_name {spi0/baud_counter[0]}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/baud_counter_reg[0]/QN} .original_name {spi0/baud_counter[0]/q}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[1]} .original_name {{spi0/baud_counter[1]}}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/baud_counter_reg[1]} .single_bit_orig_name {spi0/baud_counter[1]}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/baud_counter_reg[1]/Q} .original_name {spi0/baud_counter[1]/q}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[2]} .original_name {{spi0/baud_counter[2]}}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/baud_counter_reg[2]} .single_bit_orig_name {spi0/baud_counter[2]}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/baud_counter_reg[2]/Q} .original_name {spi0/baud_counter[2]/q}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[3]} .original_name {{spi0/baud_counter[3]}}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/baud_counter_reg[3]} .single_bit_orig_name {spi0/baud_counter[3]}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/baud_counter_reg[3]/Q} .original_name {spi0/baud_counter[3]/q}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[4]} .original_name {{spi0/baud_counter[4]}}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/baud_counter_reg[4]} .single_bit_orig_name {spi0/baud_counter[4]}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/baud_counter_reg[4]/Q} .original_name {spi0/baud_counter[4]/q}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[5]} .original_name {{spi0/baud_counter[5]}}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/baud_counter_reg[5]} .single_bit_orig_name {spi0/baud_counter[5]}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/baud_counter_reg[5]/Q} .original_name {spi0/baud_counter[5]/q}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[6]} .original_name {{spi0/baud_counter[6]}}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/baud_counter_reg[6]} .single_bit_orig_name {spi0/baud_counter[6]}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/baud_counter_reg[6]/Q} .original_name {spi0/baud_counter[6]/q}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[7]} .original_name {{spi0/baud_counter[7]}}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/baud_counter_reg[7]} .single_bit_orig_name {spi0/baud_counter[7]}
set_db -quiet {inst:MCU/spi0/baud_counter_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/baud_counter_reg[7]/Q} .original_name {spi0/baud_counter[7]/q}
set_db -quiet inst:MCU/spi0/clr_spi_teif_reg .original_name spi0/clr_spi_teif
set_db -quiet inst:MCU/spi0/clr_spi_teif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/clr_spi_teif_reg .single_bit_orig_name spi0/clr_spi_teif
set_db -quiet inst:MCU/spi0/clr_spi_teif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/clr_spi_teif_reg/Q .original_name spi0/clr_spi_teif/q
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[0]} .original_name {{spi0/m_SPIxRX[0]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[0]} .single_bit_orig_name {spi0/m_SPIxRX[0]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[0]/Q} .original_name {spi0/m_SPIxRX[0]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[17]} .original_name {{spi0/m_SPIxRX[17]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[17]} .single_bit_orig_name {spi0/m_SPIxRX[17]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[17]/Q} .original_name {spi0/m_SPIxRX[17]/q}
set_db -quiet {inst:MCU/spi0/m_counter_reg[0]} .original_name {{spi0/m_counter[0]}}
set_db -quiet {inst:MCU/spi0/m_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_counter_reg[0]} .single_bit_orig_name {spi0/m_counter[0]}
set_db -quiet {inst:MCU/spi0/m_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_counter_reg[0]/Q} .original_name {spi0/m_counter[0]/q}
set_db -quiet {inst:MCU/spi0/m_counter_reg[1]} .original_name {{spi0/m_counter[1]}}
set_db -quiet {inst:MCU/spi0/m_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_counter_reg[1]} .single_bit_orig_name {spi0/m_counter[1]}
set_db -quiet {inst:MCU/spi0/m_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_counter_reg[1]/Q} .original_name {spi0/m_counter[1]/q}
set_db -quiet {inst:MCU/spi0/m_counter_reg[2]} .original_name {{spi0/m_counter[2]}}
set_db -quiet {inst:MCU/spi0/m_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_counter_reg[2]} .single_bit_orig_name {spi0/m_counter[2]}
set_db -quiet {inst:MCU/spi0/m_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_counter_reg[2]/Q} .original_name {spi0/m_counter[2]/q}
set_db -quiet {inst:MCU/spi0/m_counter_reg[3]} .original_name {{spi0/m_counter[3]}}
set_db -quiet {inst:MCU/spi0/m_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_counter_reg[3]} .single_bit_orig_name {spi0/m_counter[3]}
set_db -quiet {inst:MCU/spi0/m_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_counter_reg[3]/Q} .original_name {spi0/m_counter[3]/q}
set_db -quiet {inst:MCU/spi0/m_counter_reg[4]} .original_name {{spi0/m_counter[4]}}
set_db -quiet {inst:MCU/spi0/m_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_counter_reg[4]} .single_bit_orig_name {spi0/m_counter[4]}
set_db -quiet {inst:MCU/spi0/m_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_counter_reg[4]/Q} .original_name {spi0/m_counter[4]/q}
set_db -quiet {inst:MCU/spi0/m_counter_reg[5]} .original_name {{spi0/m_counter[5]}}
set_db -quiet {inst:MCU/spi0/m_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_counter_reg[5]} .single_bit_orig_name {spi0/m_counter[5]}
set_db -quiet {inst:MCU/spi0/m_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_counter_reg[5]/Q} .original_name {spi0/m_counter[5]/q}
set_db -quiet inst:MCU/spi0/m_spi_tcif_reg .original_name spi0/m_spi_tcif
set_db -quiet inst:MCU/spi0/m_spi_tcif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/m_spi_tcif_reg .single_bit_orig_name spi0/m_spi_tcif
set_db -quiet inst:MCU/spi0/m_spi_tcif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/m_spi_tcif_reg/Q .original_name spi0/m_spi_tcif/q
set_db -quiet inst:MCU/spi0/m_spi_teif_reg .original_name spi0/m_spi_teif
set_db -quiet inst:MCU/spi0/m_spi_teif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/m_spi_teif_reg .single_bit_orig_name spi0/m_spi_teif
set_db -quiet inst:MCU/spi0/m_spi_teif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/m_spi_teif_reg/Q .original_name spi0/m_spi_teif/q
set_db -quiet {inst:MCU/spi0/read_data_reg[0]} .original_name {{spi0/read_data[0]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[0]} .single_bit_orig_name {spi0/read_data[0]}
set_db -quiet {inst:MCU/spi0/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[0]/Q} .original_name {spi0/read_data[0]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[17]} .original_name {{spi0/read_data[17]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[17]} .single_bit_orig_name {spi0/read_data[17]}
set_db -quiet {inst:MCU/spi0/read_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[17]/Q} .original_name {spi0/read_data[17]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[27]} .original_name {{spi0/read_data[27]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[27]} .single_bit_orig_name {spi0/read_data[27]}
set_db -quiet {inst:MCU/spi0/read_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[27]/Q} .original_name {spi0/read_data[27]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[31]} .original_name {{spi0/read_data[31]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[31]} .single_bit_orig_name {spi0/read_data[31]}
set_db -quiet {inst:MCU/spi0/read_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[31]/Q} .original_name {spi0/read_data[31]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[0]} .original_name {{spi0/s_SPIxRX[0]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[0]} .single_bit_orig_name {spi0/s_SPIxRX[0]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[0]/Q} .original_name {spi0/s_SPIxRX[0]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[1]} .original_name {{spi0/s_SPIxRX[1]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[1]} .single_bit_orig_name {spi0/s_SPIxRX[1]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[1]/Q} .original_name {spi0/s_SPIxRX[1]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[2]} .original_name {{spi0/s_SPIxRX[2]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[2]} .single_bit_orig_name {spi0/s_SPIxRX[2]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[2]/Q} .original_name {spi0/s_SPIxRX[2]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[3]} .original_name {{spi0/s_SPIxRX[3]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[3]} .single_bit_orig_name {spi0/s_SPIxRX[3]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[3]/Q} .original_name {spi0/s_SPIxRX[3]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[4]} .original_name {{spi0/s_SPIxRX[4]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[4]} .single_bit_orig_name {spi0/s_SPIxRX[4]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[4]/Q} .original_name {spi0/s_SPIxRX[4]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[5]} .original_name {{spi0/s_SPIxRX[5]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[5]} .single_bit_orig_name {spi0/s_SPIxRX[5]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[5]/Q} .original_name {spi0/s_SPIxRX[5]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[6]} .original_name {{spi0/s_SPIxRX[6]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[6]} .single_bit_orig_name {spi0/s_SPIxRX[6]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[6]/Q} .original_name {spi0/s_SPIxRX[6]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[7]} .original_name {{spi0/s_SPIxRX[7]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[7]} .single_bit_orig_name {spi0/s_SPIxRX[7]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[7]/Q} .original_name {spi0/s_SPIxRX[7]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[8]} .original_name {{spi0/s_SPIxRX[8]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[8]} .single_bit_orig_name {spi0/s_SPIxRX[8]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[8]/Q} .original_name {spi0/s_SPIxRX[8]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[9]} .original_name {{spi0/s_SPIxRX[9]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[9]} .single_bit_orig_name {spi0/s_SPIxRX[9]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[9]/Q} .original_name {spi0/s_SPIxRX[9]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[10]} .original_name {{spi0/s_SPIxRX[10]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[10]} .single_bit_orig_name {spi0/s_SPIxRX[10]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[10]/Q} .original_name {spi0/s_SPIxRX[10]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[11]} .original_name {{spi0/s_SPIxRX[11]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[11]} .single_bit_orig_name {spi0/s_SPIxRX[11]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[11]/Q} .original_name {spi0/s_SPIxRX[11]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[12]} .original_name {{spi0/s_SPIxRX[12]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[12]} .single_bit_orig_name {spi0/s_SPIxRX[12]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[12]/Q} .original_name {spi0/s_SPIxRX[12]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[13]} .original_name {{spi0/s_SPIxRX[13]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[13]} .single_bit_orig_name {spi0/s_SPIxRX[13]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[13]/Q} .original_name {spi0/s_SPIxRX[13]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[14]} .original_name {{spi0/s_SPIxRX[14]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[14]} .single_bit_orig_name {spi0/s_SPIxRX[14]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[14]/Q} .original_name {spi0/s_SPIxRX[14]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[15]} .original_name {{spi0/s_SPIxRX[15]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[15]} .single_bit_orig_name {spi0/s_SPIxRX[15]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[15]/Q} .original_name {spi0/s_SPIxRX[15]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[16]} .original_name {{spi0/s_SPIxRX[16]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[16]} .single_bit_orig_name {spi0/s_SPIxRX[16]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[16]/Q} .original_name {spi0/s_SPIxRX[16]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[17]} .original_name {{spi0/s_SPIxRX[17]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[17]} .single_bit_orig_name {spi0/s_SPIxRX[17]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[17]/Q} .original_name {spi0/s_SPIxRX[17]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[18]} .original_name {{spi0/s_SPIxRX[18]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[18]} .single_bit_orig_name {spi0/s_SPIxRX[18]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[18]/Q} .original_name {spi0/s_SPIxRX[18]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[19]} .original_name {{spi0/s_SPIxRX[19]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[19]} .single_bit_orig_name {spi0/s_SPIxRX[19]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[19]/Q} .original_name {spi0/s_SPIxRX[19]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[20]} .original_name {{spi0/s_SPIxRX[20]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[20]} .single_bit_orig_name {spi0/s_SPIxRX[20]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[20]/Q} .original_name {spi0/s_SPIxRX[20]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[21]} .original_name {{spi0/s_SPIxRX[21]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[21]} .single_bit_orig_name {spi0/s_SPIxRX[21]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[21]/Q} .original_name {spi0/s_SPIxRX[21]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[22]} .original_name {{spi0/s_SPIxRX[22]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[22]} .single_bit_orig_name {spi0/s_SPIxRX[22]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[22]/Q} .original_name {spi0/s_SPIxRX[22]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[23]} .original_name {{spi0/s_SPIxRX[23]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[23]} .single_bit_orig_name {spi0/s_SPIxRX[23]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[23]/Q} .original_name {spi0/s_SPIxRX[23]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[24]} .original_name {{spi0/s_SPIxRX[24]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[24]} .single_bit_orig_name {spi0/s_SPIxRX[24]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[24]/Q} .original_name {spi0/s_SPIxRX[24]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[25]} .original_name {{spi0/s_SPIxRX[25]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[25]} .single_bit_orig_name {spi0/s_SPIxRX[25]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[25]/Q} .original_name {spi0/s_SPIxRX[25]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[26]} .original_name {{spi0/s_SPIxRX[26]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[26]} .single_bit_orig_name {spi0/s_SPIxRX[26]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[26]/Q} .original_name {spi0/s_SPIxRX[26]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[27]} .original_name {{spi0/s_SPIxRX[27]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[27]} .single_bit_orig_name {spi0/s_SPIxRX[27]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[27]/Q} .original_name {spi0/s_SPIxRX[27]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[28]} .original_name {{spi0/s_SPIxRX[28]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[28]} .single_bit_orig_name {spi0/s_SPIxRX[28]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[28]/Q} .original_name {spi0/s_SPIxRX[28]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[29]} .original_name {{spi0/s_SPIxRX[29]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[29]} .single_bit_orig_name {spi0/s_SPIxRX[29]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[29]/Q} .original_name {spi0/s_SPIxRX[29]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[30]} .original_name {{spi0/s_SPIxRX[30]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[30]} .single_bit_orig_name {spi0/s_SPIxRX[30]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[30]/Q} .original_name {spi0/s_SPIxRX[30]/q}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[31]} .original_name {{spi0/s_SPIxRX[31]}}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[31]} .single_bit_orig_name {spi0/s_SPIxRX[31]}
set_db -quiet {inst:MCU/spi0/s_SPIxRX_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_SPIxRX_reg[31]/Q} .original_name {spi0/s_SPIxRX[31]/q}
set_db -quiet {inst:MCU/spi0/s_counter_reg[0]} .original_name {{spi0/s_counter[0]}}
set_db -quiet {inst:MCU/spi0/s_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_counter_reg[0]} .single_bit_orig_name {spi0/s_counter[0]}
set_db -quiet {inst:MCU/spi0/s_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_counter_reg[0]/Q} .original_name {spi0/s_counter[0]/q}
set_db -quiet {inst:MCU/spi0/s_counter_reg[1]} .original_name {{spi0/s_counter[1]}}
set_db -quiet {inst:MCU/spi0/s_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_counter_reg[1]} .single_bit_orig_name {spi0/s_counter[1]}
set_db -quiet {inst:MCU/spi0/s_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_counter_reg[1]/QN} .original_name {spi0/s_counter[1]/q}
set_db -quiet {inst:MCU/spi0/s_counter_reg[2]} .original_name {{spi0/s_counter[2]}}
set_db -quiet {inst:MCU/spi0/s_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_counter_reg[2]} .single_bit_orig_name {spi0/s_counter[2]}
set_db -quiet {inst:MCU/spi0/s_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_counter_reg[2]/Q} .original_name {spi0/s_counter[2]/q}
set_db -quiet {inst:MCU/spi0/s_counter_reg[3]} .original_name {{spi0/s_counter[3]}}
set_db -quiet {inst:MCU/spi0/s_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_counter_reg[3]} .single_bit_orig_name {spi0/s_counter[3]}
set_db -quiet {inst:MCU/spi0/s_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_counter_reg[3]/Q} .original_name {spi0/s_counter[3]/q}
set_db -quiet {inst:MCU/spi0/s_counter_reg[4]} .original_name {{spi0/s_counter[4]}}
set_db -quiet {inst:MCU/spi0/s_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_counter_reg[4]} .single_bit_orig_name {spi0/s_counter[4]}
set_db -quiet {inst:MCU/spi0/s_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_counter_reg[4]/Q} .original_name {spi0/s_counter[4]/q}
set_db -quiet {inst:MCU/spi0/s_counter_reg[5]} .original_name {{spi0/s_counter[5]}}
set_db -quiet {inst:MCU/spi0/s_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_counter_reg[5]} .single_bit_orig_name {spi0/s_counter[5]}
set_db -quiet {inst:MCU/spi0/s_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_counter_reg[5]/Q} .original_name {spi0/s_counter[5]/q}
set_db -quiet inst:MCU/spi0/s_spi_tcif_reg .original_name spi0/s_spi_tcif
set_db -quiet inst:MCU/spi0/s_spi_tcif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/s_spi_tcif_reg .single_bit_orig_name spi0/s_spi_tcif
set_db -quiet inst:MCU/spi0/s_spi_tcif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/s_spi_tcif_reg/Q .original_name spi0/s_spi_tcif/q
set_db -quiet inst:MCU/spi0/s_spi_teif_reg .original_name spi0/s_spi_teif
set_db -quiet inst:MCU/spi0/s_spi_teif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/s_spi_teif_reg .single_bit_orig_name spi0/s_spi_teif
set_db -quiet inst:MCU/spi0/s_spi_teif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/s_spi_teif_reg/Q .original_name spi0/s_spi_teif/q
set_db -quiet inst:MCU/spi0/sck_reg .original_name spi0/sck
set_db -quiet inst:MCU/spi0/sck_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/sck_reg .single_bit_orig_name spi0/sck
set_db -quiet inst:MCU/spi0/sck_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/sck_reg/Q .original_name spi0/sck/q
set_db -quiet inst:MCU/spi0/start_tx_reg .original_name spi0/start_tx
set_db -quiet inst:MCU/spi0/start_tx_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/start_tx_reg .single_bit_orig_name spi0/start_tx
set_db -quiet inst:MCU/spi0/start_tx_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/start_tx_reg/Q .original_name spi0/start_tx/q
set_db -quiet inst:MCU/spi0/tx_in_progress_reg .original_name spi0/tx_in_progress
set_db -quiet inst:MCU/spi0/tx_in_progress_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/tx_in_progress_reg .single_bit_orig_name spi0/tx_in_progress
set_db -quiet inst:MCU/spi0/tx_in_progress_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/tx_in_progress_reg/QN .original_name spi0/tx_in_progress/q
set_db -quiet inst:MCU/spi0/clr_spi_tcif_reg .original_name spi0/clr_spi_tcif
set_db -quiet inst:MCU/spi0/clr_spi_tcif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/clr_spi_tcif_reg .single_bit_orig_name spi0/clr_spi_tcif
set_db -quiet inst:MCU/spi0/clr_spi_tcif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/clr_spi_tcif_reg/QN .original_name spi0/clr_spi_tcif/q
set_db -quiet inst:MCU/spi0/ClearFlashActive_reg .original_name spi0/ClearFlashActive
set_db -quiet inst:MCU/spi0/ClearFlashActive_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/ClearFlashActive_reg .single_bit_orig_name spi0/ClearFlashActive
set_db -quiet inst:MCU/spi0/ClearFlashActive_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/ClearFlashActive_reg/Q .original_name spi0/ClearFlashActive/q
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[1]} .original_name {{spi0/SPIxCR[1]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[1]} .single_bit_orig_name {spi0/SPIxCR[1]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[1]/Q} .original_name {spi0/SPIxCR[1]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[2]} .original_name {{spi0/SPIxCR[2]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[2]} .single_bit_orig_name {spi0/SPIxCR[2]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[2]/Q} .original_name {spi0/SPIxCR[2]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[8]} .original_name {{spi0/SPIxCR[8]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[8]} .single_bit_orig_name {spi0/SPIxCR[8]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[8]/Q} .original_name {spi0/SPIxCR[8]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[9]} .original_name {{spi0/SPIxCR[9]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[9]} .single_bit_orig_name {spi0/SPIxCR[9]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[9]/Q} .original_name {spi0/SPIxCR[9]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[10]} .original_name {{spi0/SPIxCR[10]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[10]} .single_bit_orig_name {spi0/SPIxCR[10]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[10]/Q} .original_name {spi0/SPIxCR[10]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[11]} .original_name {{spi0/SPIxCR[11]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[11]} .single_bit_orig_name {spi0/SPIxCR[11]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[11]/Q} .original_name {spi0/SPIxCR[11]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[12]} .original_name {{spi0/SPIxCR[12]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[12]} .single_bit_orig_name {spi0/SPIxCR[12]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[12]/Q} .original_name {spi0/SPIxCR[12]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[13]} .original_name {{spi0/SPIxCR[13]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[13]} .single_bit_orig_name {spi0/SPIxCR[13]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[13]/Q} .original_name {spi0/SPIxCR[13]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[14]} .original_name {{spi0/SPIxCR[14]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[14]} .single_bit_orig_name {spi0/SPIxCR[14]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[14]/Q} .original_name {spi0/SPIxCR[14]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[15]} .original_name {{spi0/SPIxCR[15]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[15]} .single_bit_orig_name {spi0/SPIxCR[15]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[15]/Q} .original_name {spi0/SPIxCR[15]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[17]} .original_name {{spi0/SPIxCR[17]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[17]} .single_bit_orig_name {spi0/SPIxCR[17]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[17]/Q} .original_name {spi0/SPIxCR[17]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[19]} .original_name {{spi0/SPIxCR[19]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[19]} .single_bit_orig_name {spi0/SPIxCR[19]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[19]/QN} .original_name {spi0/SPIxCR[19]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[0]} .original_name {{spi0/SPIxFOS[0]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[0]} .single_bit_orig_name {spi0/SPIxFOS[0]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[0]/Q} .original_name {spi0/SPIxFOS[0]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[1]} .original_name {{spi0/SPIxFOS[1]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[1]} .single_bit_orig_name {spi0/SPIxFOS[1]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[1]/Q} .original_name {spi0/SPIxFOS[1]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[2]} .original_name {{spi0/SPIxFOS[2]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[2]} .single_bit_orig_name {spi0/SPIxFOS[2]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[2]/Q} .original_name {spi0/SPIxFOS[2]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[3]} .original_name {{spi0/SPIxFOS[3]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[3]} .single_bit_orig_name {spi0/SPIxFOS[3]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[3]/Q} .original_name {spi0/SPIxFOS[3]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[4]} .original_name {{spi0/SPIxFOS[4]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[4]} .single_bit_orig_name {spi0/SPIxFOS[4]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[4]/Q} .original_name {spi0/SPIxFOS[4]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[5]} .original_name {{spi0/SPIxFOS[5]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[5]} .single_bit_orig_name {spi0/SPIxFOS[5]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[5]/Q} .original_name {spi0/SPIxFOS[5]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[6]} .original_name {{spi0/SPIxFOS[6]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[6]} .single_bit_orig_name {spi0/SPIxFOS[6]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[6]/Q} .original_name {spi0/SPIxFOS[6]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[7]} .original_name {{spi0/SPIxFOS[7]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[7]} .single_bit_orig_name {spi0/SPIxFOS[7]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[7]/Q} .original_name {spi0/SPIxFOS[7]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[8]} .original_name {{spi0/SPIxFOS[8]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[8]} .single_bit_orig_name {spi0/SPIxFOS[8]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[8]/Q} .original_name {spi0/SPIxFOS[8]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[9]} .original_name {{spi0/SPIxFOS[9]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[9]} .single_bit_orig_name {spi0/SPIxFOS[9]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[9]/Q} .original_name {spi0/SPIxFOS[9]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[10]} .original_name {{spi0/SPIxFOS[10]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[10]} .single_bit_orig_name {spi0/SPIxFOS[10]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[10]/Q} .original_name {spi0/SPIxFOS[10]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[11]} .original_name {{spi0/SPIxFOS[11]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[11]} .single_bit_orig_name {spi0/SPIxFOS[11]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[11]/Q} .original_name {spi0/SPIxFOS[11]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[12]} .original_name {{spi0/SPIxFOS[12]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[12]} .single_bit_orig_name {spi0/SPIxFOS[12]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[12]/Q} .original_name {spi0/SPIxFOS[12]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[13]} .original_name {{spi0/SPIxFOS[13]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[13]} .single_bit_orig_name {spi0/SPIxFOS[13]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[13]/Q} .original_name {spi0/SPIxFOS[13]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[14]} .original_name {{spi0/SPIxFOS[14]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[14]} .single_bit_orig_name {spi0/SPIxFOS[14]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[14]/Q} .original_name {spi0/SPIxFOS[14]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[15]} .original_name {{spi0/SPIxFOS[15]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[15]} .single_bit_orig_name {spi0/SPIxFOS[15]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[15]/Q} .original_name {spi0/SPIxFOS[15]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[16]} .original_name {{spi0/SPIxFOS[16]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[16]} .single_bit_orig_name {spi0/SPIxFOS[16]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[16]/Q} .original_name {spi0/SPIxFOS[16]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[17]} .original_name {{spi0/SPIxFOS[17]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[17]} .single_bit_orig_name {spi0/SPIxFOS[17]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[17]/Q} .original_name {spi0/SPIxFOS[17]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[18]} .original_name {{spi0/SPIxFOS[18]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[18]} .single_bit_orig_name {spi0/SPIxFOS[18]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[18]/Q} .original_name {spi0/SPIxFOS[18]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[19]} .original_name {{spi0/SPIxFOS[19]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[19]} .single_bit_orig_name {spi0/SPIxFOS[19]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[19]/Q} .original_name {spi0/SPIxFOS[19]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[20]} .original_name {{spi0/SPIxFOS[20]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[20]} .single_bit_orig_name {spi0/SPIxFOS[20]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[20]/Q} .original_name {spi0/SPIxFOS[20]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[21]} .original_name {{spi0/SPIxFOS[21]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[21]} .single_bit_orig_name {spi0/SPIxFOS[21]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[21]/Q} .original_name {spi0/SPIxFOS[21]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[22]} .original_name {{spi0/SPIxFOS[22]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[22]} .single_bit_orig_name {spi0/SPIxFOS[22]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[22]/Q} .original_name {spi0/SPIxFOS[22]/q}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[23]} .original_name {{spi0/SPIxFOS[23]}}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[23]} .single_bit_orig_name {spi0/SPIxFOS[23]}
set_db -quiet {inst:MCU/spi0/SPIxFOS_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxFOS_reg[23]/Q} .original_name {spi0/SPIxFOS[23]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[0]} .original_name {{spi0/SPIxRX_ltch[0]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[0]} .single_bit_orig_name {spi0/SPIxRX_ltch[0]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[0]/Q} .original_name {spi0/SPIxRX_ltch[0]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[17]} .original_name {{spi0/SPIxRX_ltch[17]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[17]} .single_bit_orig_name {spi0/SPIxRX_ltch[17]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[17]/Q} .original_name {spi0/SPIxRX_ltch[17]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[27]} .original_name {{spi0/SPIxRX_ltch[27]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[27]} .single_bit_orig_name {spi0/SPIxRX_ltch[27]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[27]/Q} .original_name {spi0/SPIxRX_ltch[27]/q}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[31]} .original_name {{spi0/SPIxRX_ltch[31]}}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[31]} .single_bit_orig_name {spi0/SPIxRX_ltch[31]}
set_db -quiet {inst:MCU/spi0/SPIxRX_ltch_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxRX_ltch_reg[31]/Q} .original_name {spi0/SPIxRX_ltch[31]/q}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[0]} .original_name {{spi0/SPIxSR_ltch[0]}}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[0]} .single_bit_orig_name {spi0/SPIxSR_ltch[0]}
set_db -quiet {inst:MCU/spi0/SPIxSR_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxSR_ltch_reg[0]/Q} .original_name {spi0/SPIxSR_ltch[0]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[0]} .original_name {{spi0/SPIxTX[0]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[0]} .single_bit_orig_name {spi0/SPIxTX[0]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[0]/Q} .original_name {spi0/SPIxTX[0]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[17]} .original_name {{spi0/SPIxTX[17]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[17]} .single_bit_orig_name {spi0/SPIxTX[17]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[17]/Q} .original_name {spi0/SPIxTX[17]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[27]} .original_name {{spi0/SPIxTX[27]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[27]} .single_bit_orig_name {spi0/SPIxTX[27]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[27]/Q} .original_name {spi0/SPIxTX[27]/q}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[31]} .original_name {{spi0/SPIxTX[31]}}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[31]} .single_bit_orig_name {spi0/SPIxTX[31]}
set_db -quiet {inst:MCU/spi0/SPIxTX_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxTX_reg[31]/Q} .original_name {spi0/SPIxTX[31]/q}
set_db -quiet inst:MCU/spi0/clr_start_tx_reg .original_name spi0/clr_start_tx
set_db -quiet inst:MCU/spi0/clr_start_tx_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi0/clr_start_tx_reg .single_bit_orig_name spi0/clr_start_tx
set_db -quiet inst:MCU/spi0/clr_start_tx_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi0/clr_start_tx_reg/Q .original_name spi0/clr_start_tx/q
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[1]} .original_name {{spi0/m_SPIxRX[1]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[1]} .single_bit_orig_name {spi0/m_SPIxRX[1]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[1]/Q} .original_name {spi0/m_SPIxRX[1]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[2]} .original_name {{spi0/m_SPIxRX[2]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[2]} .single_bit_orig_name {spi0/m_SPIxRX[2]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[2]/Q} .original_name {spi0/m_SPIxRX[2]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[3]} .original_name {{spi0/m_SPIxRX[3]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[3]} .single_bit_orig_name {spi0/m_SPIxRX[3]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[3]/Q} .original_name {spi0/m_SPIxRX[3]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[4]} .original_name {{spi0/m_SPIxRX[4]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[4]} .single_bit_orig_name {spi0/m_SPIxRX[4]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[4]/Q} .original_name {spi0/m_SPIxRX[4]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[5]} .original_name {{spi0/m_SPIxRX[5]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[5]} .single_bit_orig_name {spi0/m_SPIxRX[5]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[5]/Q} .original_name {spi0/m_SPIxRX[5]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[6]} .original_name {{spi0/m_SPIxRX[6]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[6]} .single_bit_orig_name {spi0/m_SPIxRX[6]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[6]/Q} .original_name {spi0/m_SPIxRX[6]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[7]} .original_name {{spi0/m_SPIxRX[7]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[7]} .single_bit_orig_name {spi0/m_SPIxRX[7]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[7]/Q} .original_name {spi0/m_SPIxRX[7]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[8]} .original_name {{spi0/m_SPIxRX[8]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[8]} .single_bit_orig_name {spi0/m_SPIxRX[8]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[8]/Q} .original_name {spi0/m_SPIxRX[8]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[9]} .original_name {{spi0/m_SPIxRX[9]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[9]} .single_bit_orig_name {spi0/m_SPIxRX[9]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[9]/Q} .original_name {spi0/m_SPIxRX[9]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[10]} .original_name {{spi0/m_SPIxRX[10]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[10]} .single_bit_orig_name {spi0/m_SPIxRX[10]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[10]/Q} .original_name {spi0/m_SPIxRX[10]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[11]} .original_name {{spi0/m_SPIxRX[11]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[11]} .single_bit_orig_name {spi0/m_SPIxRX[11]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[11]/Q} .original_name {spi0/m_SPIxRX[11]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[12]} .original_name {{spi0/m_SPIxRX[12]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[12]} .single_bit_orig_name {spi0/m_SPIxRX[12]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[12]/Q} .original_name {spi0/m_SPIxRX[12]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[13]} .original_name {{spi0/m_SPIxRX[13]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[13]} .single_bit_orig_name {spi0/m_SPIxRX[13]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[13]/Q} .original_name {spi0/m_SPIxRX[13]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[14]} .original_name {{spi0/m_SPIxRX[14]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[14]} .single_bit_orig_name {spi0/m_SPIxRX[14]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[14]/Q} .original_name {spi0/m_SPIxRX[14]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[15]} .original_name {{spi0/m_SPIxRX[15]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[15]} .single_bit_orig_name {spi0/m_SPIxRX[15]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[15]/Q} .original_name {spi0/m_SPIxRX[15]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[16]} .original_name {{spi0/m_SPIxRX[16]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[16]} .single_bit_orig_name {spi0/m_SPIxRX[16]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[16]/Q} .original_name {spi0/m_SPIxRX[16]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[18]} .original_name {{spi0/m_SPIxRX[18]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[18]} .single_bit_orig_name {spi0/m_SPIxRX[18]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[18]/Q} .original_name {spi0/m_SPIxRX[18]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[19]} .original_name {{spi0/m_SPIxRX[19]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[19]} .single_bit_orig_name {spi0/m_SPIxRX[19]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[19]/Q} .original_name {spi0/m_SPIxRX[19]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[20]} .original_name {{spi0/m_SPIxRX[20]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[20]} .single_bit_orig_name {spi0/m_SPIxRX[20]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[20]/Q} .original_name {spi0/m_SPIxRX[20]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[21]} .original_name {{spi0/m_SPIxRX[21]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[21]} .single_bit_orig_name {spi0/m_SPIxRX[21]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[21]/Q} .original_name {spi0/m_SPIxRX[21]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[22]} .original_name {{spi0/m_SPIxRX[22]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[22]} .single_bit_orig_name {spi0/m_SPIxRX[22]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[22]/Q} .original_name {spi0/m_SPIxRX[22]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[23]} .original_name {{spi0/m_SPIxRX[23]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[23]} .single_bit_orig_name {spi0/m_SPIxRX[23]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[23]/Q} .original_name {spi0/m_SPIxRX[23]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[24]} .original_name {{spi0/m_SPIxRX[24]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[24]} .single_bit_orig_name {spi0/m_SPIxRX[24]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[24]/Q} .original_name {spi0/m_SPIxRX[24]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[25]} .original_name {{spi0/m_SPIxRX[25]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[25]} .single_bit_orig_name {spi0/m_SPIxRX[25]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[25]/Q} .original_name {spi0/m_SPIxRX[25]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[26]} .original_name {{spi0/m_SPIxRX[26]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[26]} .single_bit_orig_name {spi0/m_SPIxRX[26]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[26]/Q} .original_name {spi0/m_SPIxRX[26]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[27]} .original_name {{spi0/m_SPIxRX[27]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[27]} .single_bit_orig_name {spi0/m_SPIxRX[27]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[27]/Q} .original_name {spi0/m_SPIxRX[27]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[28]} .original_name {{spi0/m_SPIxRX[28]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[28]} .single_bit_orig_name {spi0/m_SPIxRX[28]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[28]/Q} .original_name {spi0/m_SPIxRX[28]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[29]} .original_name {{spi0/m_SPIxRX[29]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[29]} .single_bit_orig_name {spi0/m_SPIxRX[29]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[29]/Q} .original_name {spi0/m_SPIxRX[29]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[30]} .original_name {{spi0/m_SPIxRX[30]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[30]} .single_bit_orig_name {spi0/m_SPIxRX[30]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[30]/Q} .original_name {spi0/m_SPIxRX[30]/q}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[31]} .original_name {{spi0/m_SPIxRX[31]}}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[31]} .single_bit_orig_name {spi0/m_SPIxRX[31]}
set_db -quiet {inst:MCU/spi0/m_SPIxRX_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_SPIxRX_reg[31]/Q} .original_name {spi0/m_SPIxRX[31]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[0]} .original_name {{spi0/m_rx_sreg[0]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[0]} .single_bit_orig_name {spi0/m_rx_sreg[0]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[0]/Q} .original_name {spi0/m_rx_sreg[0]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[7]} .original_name {{spi0/m_rx_sreg[7]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[7]} .single_bit_orig_name {spi0/m_rx_sreg[7]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[7]/Q} .original_name {spi0/m_rx_sreg[7]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[9]} .original_name {{spi0/m_rx_sreg[9]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[9]} .single_bit_orig_name {spi0/m_rx_sreg[9]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[9]/Q} .original_name {spi0/m_rx_sreg[9]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[14]} .original_name {{spi0/m_rx_sreg[14]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[14]} .single_bit_orig_name {spi0/m_rx_sreg[14]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[14]/Q} .original_name {spi0/m_rx_sreg[14]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[16]} .original_name {{spi0/m_rx_sreg[16]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[16]} .single_bit_orig_name {spi0/m_rx_sreg[16]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[16]/Q} .original_name {spi0/m_rx_sreg[16]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[17]} .original_name {{spi0/m_rx_sreg[17]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[17]} .single_bit_orig_name {spi0/m_rx_sreg[17]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[17]/Q} .original_name {spi0/m_rx_sreg[17]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[22]} .original_name {{spi0/m_rx_sreg[22]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[22]} .single_bit_orig_name {spi0/m_rx_sreg[22]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[22]/Q} .original_name {spi0/m_rx_sreg[22]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[23]} .original_name {{spi0/m_rx_sreg[23]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[23]} .single_bit_orig_name {spi0/m_rx_sreg[23]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[23]/Q} .original_name {spi0/m_rx_sreg[23]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[24]} .original_name {{spi0/m_rx_sreg[24]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[24]} .single_bit_orig_name {spi0/m_rx_sreg[24]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[24]/Q} .original_name {spi0/m_rx_sreg[24]/q}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[31]} .original_name {{spi0/m_rx_sreg[31]}}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[31]} .single_bit_orig_name {spi0/m_rx_sreg[31]}
set_db -quiet {inst:MCU/spi0/m_rx_sreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_rx_sreg_reg[31]/Q} .original_name {spi0/m_rx_sreg[31]/q}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[0]} .original_name {{spi0/m_tx_sreg[0]}}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[0]} .single_bit_orig_name {spi0/m_tx_sreg[0]}
set_db -quiet {inst:MCU/spi0/m_tx_sreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/m_tx_sreg_reg[0]/Q} .original_name {spi0/m_tx_sreg[0]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[1]} .original_name {{spi0/read_data[1]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[1]} .single_bit_orig_name {spi0/read_data[1]}
set_db -quiet {inst:MCU/spi0/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[1]/Q} .original_name {spi0/read_data[1]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[2]} .original_name {{spi0/read_data[2]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[2]} .single_bit_orig_name {spi0/read_data[2]}
set_db -quiet {inst:MCU/spi0/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[2]/Q} .original_name {spi0/read_data[2]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[3]} .original_name {{spi0/read_data[3]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[3]} .single_bit_orig_name {spi0/read_data[3]}
set_db -quiet {inst:MCU/spi0/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[3]/Q} .original_name {spi0/read_data[3]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[4]} .original_name {{spi0/read_data[4]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[4]} .single_bit_orig_name {spi0/read_data[4]}
set_db -quiet {inst:MCU/spi0/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[4]/Q} .original_name {spi0/read_data[4]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[5]} .original_name {{spi0/read_data[5]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[5]} .single_bit_orig_name {spi0/read_data[5]}
set_db -quiet {inst:MCU/spi0/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[5]/Q} .original_name {spi0/read_data[5]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[6]} .original_name {{spi0/read_data[6]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[6]} .single_bit_orig_name {spi0/read_data[6]}
set_db -quiet {inst:MCU/spi0/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[6]/Q} .original_name {spi0/read_data[6]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[7]} .original_name {{spi0/read_data[7]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[7]} .single_bit_orig_name {spi0/read_data[7]}
set_db -quiet {inst:MCU/spi0/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[7]/Q} .original_name {spi0/read_data[7]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[8]} .original_name {{spi0/read_data[8]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[8]} .single_bit_orig_name {spi0/read_data[8]}
set_db -quiet {inst:MCU/spi0/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[8]/Q} .original_name {spi0/read_data[8]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[9]} .original_name {{spi0/read_data[9]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[9]} .single_bit_orig_name {spi0/read_data[9]}
set_db -quiet {inst:MCU/spi0/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[9]/Q} .original_name {spi0/read_data[9]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[10]} .original_name {{spi0/read_data[10]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[10]} .single_bit_orig_name {spi0/read_data[10]}
set_db -quiet {inst:MCU/spi0/read_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[10]/Q} .original_name {spi0/read_data[10]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[11]} .original_name {{spi0/read_data[11]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[11]} .single_bit_orig_name {spi0/read_data[11]}
set_db -quiet {inst:MCU/spi0/read_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[11]/Q} .original_name {spi0/read_data[11]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[12]} .original_name {{spi0/read_data[12]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[12]} .single_bit_orig_name {spi0/read_data[12]}
set_db -quiet {inst:MCU/spi0/read_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[12]/Q} .original_name {spi0/read_data[12]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[13]} .original_name {{spi0/read_data[13]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[13]} .single_bit_orig_name {spi0/read_data[13]}
set_db -quiet {inst:MCU/spi0/read_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[13]/Q} .original_name {spi0/read_data[13]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[14]} .original_name {{spi0/read_data[14]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[14]} .single_bit_orig_name {spi0/read_data[14]}
set_db -quiet {inst:MCU/spi0/read_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[14]/Q} .original_name {spi0/read_data[14]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[15]} .original_name {{spi0/read_data[15]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[15]} .single_bit_orig_name {spi0/read_data[15]}
set_db -quiet {inst:MCU/spi0/read_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[15]/Q} .original_name {spi0/read_data[15]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[16]} .original_name {{spi0/read_data[16]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[16]} .single_bit_orig_name {spi0/read_data[16]}
set_db -quiet {inst:MCU/spi0/read_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[16]/Q} .original_name {spi0/read_data[16]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[18]} .original_name {{spi0/read_data[18]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[18]} .single_bit_orig_name {spi0/read_data[18]}
set_db -quiet {inst:MCU/spi0/read_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[18]/Q} .original_name {spi0/read_data[18]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[19]} .original_name {{spi0/read_data[19]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[19]} .single_bit_orig_name {spi0/read_data[19]}
set_db -quiet {inst:MCU/spi0/read_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[19]/Q} .original_name {spi0/read_data[19]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[20]} .original_name {{spi0/read_data[20]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[20]} .single_bit_orig_name {spi0/read_data[20]}
set_db -quiet {inst:MCU/spi0/read_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[20]/Q} .original_name {spi0/read_data[20]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[21]} .original_name {{spi0/read_data[21]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[21]} .single_bit_orig_name {spi0/read_data[21]}
set_db -quiet {inst:MCU/spi0/read_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[21]/Q} .original_name {spi0/read_data[21]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[22]} .original_name {{spi0/read_data[22]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[22]} .single_bit_orig_name {spi0/read_data[22]}
set_db -quiet {inst:MCU/spi0/read_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[22]/Q} .original_name {spi0/read_data[22]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[23]} .original_name {{spi0/read_data[23]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[23]} .single_bit_orig_name {spi0/read_data[23]}
set_db -quiet {inst:MCU/spi0/read_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[23]/Q} .original_name {spi0/read_data[23]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[24]} .original_name {{spi0/read_data[24]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[24]} .single_bit_orig_name {spi0/read_data[24]}
set_db -quiet {inst:MCU/spi0/read_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[24]/Q} .original_name {spi0/read_data[24]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[25]} .original_name {{spi0/read_data[25]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[25]} .single_bit_orig_name {spi0/read_data[25]}
set_db -quiet {inst:MCU/spi0/read_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[25]/Q} .original_name {spi0/read_data[25]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[26]} .original_name {{spi0/read_data[26]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[26]} .single_bit_orig_name {spi0/read_data[26]}
set_db -quiet {inst:MCU/spi0/read_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[26]/Q} .original_name {spi0/read_data[26]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[28]} .original_name {{spi0/read_data[28]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[28]} .single_bit_orig_name {spi0/read_data[28]}
set_db -quiet {inst:MCU/spi0/read_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[28]/Q} .original_name {spi0/read_data[28]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[29]} .original_name {{spi0/read_data[29]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[29]} .single_bit_orig_name {spi0/read_data[29]}
set_db -quiet {inst:MCU/spi0/read_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[29]/Q} .original_name {spi0/read_data[29]/q}
set_db -quiet {inst:MCU/spi0/read_data_reg[30]} .original_name {{spi0/read_data[30]}}
set_db -quiet {inst:MCU/spi0/read_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/read_data_reg[30]} .single_bit_orig_name {spi0/read_data[30]}
set_db -quiet {inst:MCU/spi0/read_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/read_data_reg[30]/Q} .original_name {spi0/read_data[30]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[0]} .original_name {{spi0/s_rx_sreg[0]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[0]} .single_bit_orig_name {spi0/s_rx_sreg[0]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[0]/Q} .original_name {spi0/s_rx_sreg[0]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[1]} .original_name {{spi0/s_rx_sreg[1]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[1]} .single_bit_orig_name {spi0/s_rx_sreg[1]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[1]/Q} .original_name {spi0/s_rx_sreg[1]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[2]} .original_name {{spi0/s_rx_sreg[2]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[2]} .single_bit_orig_name {spi0/s_rx_sreg[2]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[2]/Q} .original_name {spi0/s_rx_sreg[2]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[3]} .original_name {{spi0/s_rx_sreg[3]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[3]} .single_bit_orig_name {spi0/s_rx_sreg[3]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[3]/Q} .original_name {spi0/s_rx_sreg[3]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[4]} .original_name {{spi0/s_rx_sreg[4]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[4]} .single_bit_orig_name {spi0/s_rx_sreg[4]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[4]/Q} .original_name {spi0/s_rx_sreg[4]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[5]} .original_name {{spi0/s_rx_sreg[5]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[5]} .single_bit_orig_name {spi0/s_rx_sreg[5]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[5]/Q} .original_name {spi0/s_rx_sreg[5]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[6]} .original_name {{spi0/s_rx_sreg[6]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[6]} .single_bit_orig_name {spi0/s_rx_sreg[6]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[6]/Q} .original_name {spi0/s_rx_sreg[6]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[7]} .original_name {{spi0/s_rx_sreg[7]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[7]} .single_bit_orig_name {spi0/s_rx_sreg[7]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[7]/Q} .original_name {spi0/s_rx_sreg[7]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[8]} .original_name {{spi0/s_rx_sreg[8]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[8]} .single_bit_orig_name {spi0/s_rx_sreg[8]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[8]/Q} .original_name {spi0/s_rx_sreg[8]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[9]} .original_name {{spi0/s_rx_sreg[9]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[9]} .single_bit_orig_name {spi0/s_rx_sreg[9]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[9]/Q} .original_name {spi0/s_rx_sreg[9]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[10]} .original_name {{spi0/s_rx_sreg[10]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[10]} .single_bit_orig_name {spi0/s_rx_sreg[10]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[10]/Q} .original_name {spi0/s_rx_sreg[10]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[11]} .original_name {{spi0/s_rx_sreg[11]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[11]} .single_bit_orig_name {spi0/s_rx_sreg[11]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[11]/Q} .original_name {spi0/s_rx_sreg[11]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[12]} .original_name {{spi0/s_rx_sreg[12]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[12]} .single_bit_orig_name {spi0/s_rx_sreg[12]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[12]/Q} .original_name {spi0/s_rx_sreg[12]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[13]} .original_name {{spi0/s_rx_sreg[13]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[13]} .single_bit_orig_name {spi0/s_rx_sreg[13]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[13]/Q} .original_name {spi0/s_rx_sreg[13]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[14]} .original_name {{spi0/s_rx_sreg[14]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[14]} .single_bit_orig_name {spi0/s_rx_sreg[14]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[14]/Q} .original_name {spi0/s_rx_sreg[14]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[15]} .original_name {{spi0/s_rx_sreg[15]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[15]} .single_bit_orig_name {spi0/s_rx_sreg[15]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[15]/Q} .original_name {spi0/s_rx_sreg[15]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[16]} .original_name {{spi0/s_rx_sreg[16]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[16]} .single_bit_orig_name {spi0/s_rx_sreg[16]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[16]/Q} .original_name {spi0/s_rx_sreg[16]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[17]} .original_name {{spi0/s_rx_sreg[17]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[17]} .single_bit_orig_name {spi0/s_rx_sreg[17]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[17]/Q} .original_name {spi0/s_rx_sreg[17]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[18]} .original_name {{spi0/s_rx_sreg[18]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[18]} .single_bit_orig_name {spi0/s_rx_sreg[18]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[18]/Q} .original_name {spi0/s_rx_sreg[18]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[19]} .original_name {{spi0/s_rx_sreg[19]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[19]} .single_bit_orig_name {spi0/s_rx_sreg[19]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[19]/Q} .original_name {spi0/s_rx_sreg[19]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[20]} .original_name {{spi0/s_rx_sreg[20]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[20]} .single_bit_orig_name {spi0/s_rx_sreg[20]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[20]/Q} .original_name {spi0/s_rx_sreg[20]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[21]} .original_name {{spi0/s_rx_sreg[21]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[21]} .single_bit_orig_name {spi0/s_rx_sreg[21]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[21]/Q} .original_name {spi0/s_rx_sreg[21]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[22]} .original_name {{spi0/s_rx_sreg[22]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[22]} .single_bit_orig_name {spi0/s_rx_sreg[22]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[22]/Q} .original_name {spi0/s_rx_sreg[22]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[23]} .original_name {{spi0/s_rx_sreg[23]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[23]} .single_bit_orig_name {spi0/s_rx_sreg[23]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[23]/Q} .original_name {spi0/s_rx_sreg[23]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[24]} .original_name {{spi0/s_rx_sreg[24]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[24]} .single_bit_orig_name {spi0/s_rx_sreg[24]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[24]/Q} .original_name {spi0/s_rx_sreg[24]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[25]} .original_name {{spi0/s_rx_sreg[25]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[25]} .single_bit_orig_name {spi0/s_rx_sreg[25]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[25]/Q} .original_name {spi0/s_rx_sreg[25]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[26]} .original_name {{spi0/s_rx_sreg[26]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[26]} .single_bit_orig_name {spi0/s_rx_sreg[26]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[26]/Q} .original_name {spi0/s_rx_sreg[26]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[27]} .original_name {{spi0/s_rx_sreg[27]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[27]} .single_bit_orig_name {spi0/s_rx_sreg[27]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[27]/Q} .original_name {spi0/s_rx_sreg[27]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[28]} .original_name {{spi0/s_rx_sreg[28]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[28]} .single_bit_orig_name {spi0/s_rx_sreg[28]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[28]/Q} .original_name {spi0/s_rx_sreg[28]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[29]} .original_name {{spi0/s_rx_sreg[29]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[29]} .single_bit_orig_name {spi0/s_rx_sreg[29]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[29]/Q} .original_name {spi0/s_rx_sreg[29]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[30]} .original_name {{spi0/s_rx_sreg[30]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[30]} .single_bit_orig_name {spi0/s_rx_sreg[30]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[30]/Q} .original_name {spi0/s_rx_sreg[30]/q}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[31]} .original_name {{spi0/s_rx_sreg[31]}}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[31]} .single_bit_orig_name {spi0/s_rx_sreg[31]}
set_db -quiet {inst:MCU/spi0/s_rx_sreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_rx_sreg_reg[31]/Q} .original_name {spi0/s_rx_sreg[31]/q}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[0]} .original_name {{spi0/s_tx_sreg[0]}}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[0]} .single_bit_orig_name {spi0/s_tx_sreg[0]}
set_db -quiet {inst:MCU/spi0/s_tx_sreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/s_tx_sreg_reg[0]/Q} .original_name {spi0/s_tx_sreg[0]/q}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[0]} .original_name {{spi0/SPIxCR[0]}}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[0]} .single_bit_orig_name {spi0/SPIxCR[0]}
set_db -quiet {inst:MCU/spi0/SPIxCR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi0/SPIxCR_reg[0]/QN} .original_name {spi0/SPIxCR[0]/q}
set_db -quiet module:MCU/SPI_ENABLE_EXTENDED_MEM0 .hdl_user_name SPI
set_db -quiet module:MCU/SPI_ENABLE_EXTENDED_MEM0 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/SPI.vhd} {../hdl} {}}}
set_db -quiet module:MCU/SPI_ENABLE_EXTENDED_MEM0 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/SPI_ENABLE_EXTENDED_MEM0 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_190 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_190 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_190 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_190 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST197/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST197/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_191 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_191 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_191 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_191 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST198/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST198/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_192 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_192 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_192 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_192 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST199/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST199/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_193 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_193 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_193 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_193 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST200/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST200/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_194 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_194 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_194 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_194 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST201/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST201/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_195 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_195 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_195 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_195 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST202/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST202/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_196 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_196 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_196 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_196 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST203/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST203/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_197 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_197 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_197 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_197 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST204/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST204/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_198 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_198 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_198 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_198 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST205/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST205/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_199 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_199 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_199 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_199 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST206/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST206/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_200 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_200 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_200 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_200 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST207/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST207/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_201 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_201 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_201 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_201 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST208/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST208/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_202 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_202 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_202 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_202 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST209/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST209/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_203 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_203 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_203 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_203 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST210/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST210/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_11373_7 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_11373_7 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_11373_7 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_11373_7 .boundary_opto strict_no
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST211/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/spi1/RC_CG_HIER_INST211/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8185 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8185 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8185 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8185 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/spi1/cg_clk_baud/CG1 .original_name spi1/cg_clk_baud/CG1
set_db -quiet inst:MCU/spi1/cg_clk_baud/CG1 .single_bit_orig_name spi1/cg_clk_baud/CG1
set_db -quiet inst:MCU/spi1/cg_clk_baud/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/cg_clk_baud/CG1/ECK .original_name spi1/cg_clk_baud/CG1/ECK
set_db -quiet module:MCU/ClkGate_8186 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8186 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8186 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8186 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/spi1/cg_clk_baud_src/CG1 .original_name spi1/cg_clk_baud_src/CG1
set_db -quiet inst:MCU/spi1/cg_clk_baud_src/CG1 .single_bit_orig_name spi1/cg_clk_baud_src/CG1
set_db -quiet inst:MCU/spi1/cg_clk_baud_src/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/cg_clk_baud_src/CG1/ECK .original_name spi1/cg_clk_baud_src/CG1/ECK
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[0]} .original_name {{spi1/SPIxCR[0]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[0]} .single_bit_orig_name {spi1/SPIxCR[0]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[0]/Q} .original_name {spi1/SPIxCR[0]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[1]} .original_name {{spi1/SPIxCR[1]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[1]} .single_bit_orig_name {spi1/SPIxCR[1]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[1]/Q} .original_name {spi1/SPIxCR[1]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[2]} .original_name {{spi1/SPIxCR[2]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[2]} .single_bit_orig_name {spi1/SPIxCR[2]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[2]/Q} .original_name {spi1/SPIxCR[2]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[3]} .original_name {{spi1/SPIxCR[3]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[3]} .single_bit_orig_name {spi1/SPIxCR[3]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[3]/QN} .original_name {spi1/SPIxCR[3]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[4]} .original_name {{spi1/SPIxCR[4]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[4]} .single_bit_orig_name {spi1/SPIxCR[4]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[4]/QN} .original_name {spi1/SPIxCR[4]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[5]} .original_name {{spi1/SPIxCR[5]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[5]} .single_bit_orig_name {spi1/SPIxCR[5]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[5]/QN} .original_name {spi1/SPIxCR[5]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[6]} .original_name {{spi1/SPIxCR[6]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[6]} .single_bit_orig_name {spi1/SPIxCR[6]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[6]/QN} .original_name {spi1/SPIxCR[6]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[8]} .original_name {{spi1/SPIxCR[8]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[8]} .single_bit_orig_name {spi1/SPIxCR[8]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[8]/Q} .original_name {spi1/SPIxCR[8]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[9]} .original_name {{spi1/SPIxCR[9]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[9]} .single_bit_orig_name {spi1/SPIxCR[9]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[9]/Q} .original_name {spi1/SPIxCR[9]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[10]} .original_name {{spi1/SPIxCR[10]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[10]} .single_bit_orig_name {spi1/SPIxCR[10]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[10]/Q} .original_name {spi1/SPIxCR[10]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[11]} .original_name {{spi1/SPIxCR[11]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[11]} .single_bit_orig_name {spi1/SPIxCR[11]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[11]/Q} .original_name {spi1/SPIxCR[11]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[12]} .original_name {{spi1/SPIxCR[12]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[12]} .single_bit_orig_name {spi1/SPIxCR[12]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[12]/Q} .original_name {spi1/SPIxCR[12]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[13]} .original_name {{spi1/SPIxCR[13]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[13]} .single_bit_orig_name {spi1/SPIxCR[13]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[13]/Q} .original_name {spi1/SPIxCR[13]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[14]} .original_name {{spi1/SPIxCR[14]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[14]} .single_bit_orig_name {spi1/SPIxCR[14]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[14]/Q} .original_name {spi1/SPIxCR[14]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[15]} .original_name {{spi1/SPIxCR[15]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[15]} .single_bit_orig_name {spi1/SPIxCR[15]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[15]/Q} .original_name {spi1/SPIxCR[15]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[16]} .original_name {{spi1/SPIxCR[16]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[16]} .single_bit_orig_name {spi1/SPIxCR[16]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[16]/QN} .original_name {spi1/SPIxCR[16]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[17]} .original_name {{spi1/SPIxCR[17]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[17]} .single_bit_orig_name {spi1/SPIxCR[17]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[17]/Q} .original_name {spi1/SPIxCR[17]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[18]} .original_name {{spi1/SPIxCR[18]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[18]} .single_bit_orig_name {spi1/SPIxCR[18]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[18]/QN} .original_name {spi1/SPIxCR[18]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[19]} .original_name {{spi1/SPIxCR[19]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[19]} .single_bit_orig_name {spi1/SPIxCR[19]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[19]/QN} .original_name {spi1/SPIxCR[19]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[0]} .original_name {{spi1/SPIxRX_ltch[0]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[0]} .single_bit_orig_name {spi1/SPIxRX_ltch[0]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[0]/Q} .original_name {spi1/SPIxRX_ltch[0]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[1]} .original_name {{spi1/SPIxRX_ltch[1]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[1]} .single_bit_orig_name {spi1/SPIxRX_ltch[1]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[1]/Q} .original_name {spi1/SPIxRX_ltch[1]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[2]} .original_name {{spi1/SPIxRX_ltch[2]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[2]} .single_bit_orig_name {spi1/SPIxRX_ltch[2]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[2]/Q} .original_name {spi1/SPIxRX_ltch[2]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[3]} .original_name {{spi1/SPIxRX_ltch[3]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[3]} .single_bit_orig_name {spi1/SPIxRX_ltch[3]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[3]/Q} .original_name {spi1/SPIxRX_ltch[3]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[4]} .original_name {{spi1/SPIxRX_ltch[4]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[4]} .single_bit_orig_name {spi1/SPIxRX_ltch[4]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[4]/Q} .original_name {spi1/SPIxRX_ltch[4]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[5]} .original_name {{spi1/SPIxRX_ltch[5]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[5]} .single_bit_orig_name {spi1/SPIxRX_ltch[5]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[5]/Q} .original_name {spi1/SPIxRX_ltch[5]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[6]} .original_name {{spi1/SPIxRX_ltch[6]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[6]} .single_bit_orig_name {spi1/SPIxRX_ltch[6]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[6]/Q} .original_name {spi1/SPIxRX_ltch[6]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[7]} .original_name {{spi1/SPIxRX_ltch[7]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[7]} .single_bit_orig_name {spi1/SPIxRX_ltch[7]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[7]/Q} .original_name {spi1/SPIxRX_ltch[7]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[8]} .original_name {{spi1/SPIxRX_ltch[8]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[8]} .single_bit_orig_name {spi1/SPIxRX_ltch[8]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[8]/Q} .original_name {spi1/SPIxRX_ltch[8]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[9]} .original_name {{spi1/SPIxRX_ltch[9]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[9]} .single_bit_orig_name {spi1/SPIxRX_ltch[9]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[9]/Q} .original_name {spi1/SPIxRX_ltch[9]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[10]} .original_name {{spi1/SPIxRX_ltch[10]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[10]} .single_bit_orig_name {spi1/SPIxRX_ltch[10]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[10]/Q} .original_name {spi1/SPIxRX_ltch[10]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[11]} .original_name {{spi1/SPIxRX_ltch[11]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[11]} .single_bit_orig_name {spi1/SPIxRX_ltch[11]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[11]/Q} .original_name {spi1/SPIxRX_ltch[11]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[12]} .original_name {{spi1/SPIxRX_ltch[12]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[12]} .single_bit_orig_name {spi1/SPIxRX_ltch[12]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[12]/Q} .original_name {spi1/SPIxRX_ltch[12]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[13]} .original_name {{spi1/SPIxRX_ltch[13]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[13]} .single_bit_orig_name {spi1/SPIxRX_ltch[13]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[13]/Q} .original_name {spi1/SPIxRX_ltch[13]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[14]} .original_name {{spi1/SPIxRX_ltch[14]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[14]} .single_bit_orig_name {spi1/SPIxRX_ltch[14]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[14]/Q} .original_name {spi1/SPIxRX_ltch[14]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[15]} .original_name {{spi1/SPIxRX_ltch[15]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[15]} .single_bit_orig_name {spi1/SPIxRX_ltch[15]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[15]/Q} .original_name {spi1/SPIxRX_ltch[15]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[16]} .original_name {{spi1/SPIxRX_ltch[16]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[16]} .single_bit_orig_name {spi1/SPIxRX_ltch[16]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[16]/Q} .original_name {spi1/SPIxRX_ltch[16]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[17]} .original_name {{spi1/SPIxRX_ltch[17]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[17]} .single_bit_orig_name {spi1/SPIxRX_ltch[17]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[17]/Q} .original_name {spi1/SPIxRX_ltch[17]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[18]} .original_name {{spi1/SPIxRX_ltch[18]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[18]} .single_bit_orig_name {spi1/SPIxRX_ltch[18]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[18]/Q} .original_name {spi1/SPIxRX_ltch[18]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[19]} .original_name {{spi1/SPIxRX_ltch[19]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[19]} .single_bit_orig_name {spi1/SPIxRX_ltch[19]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[19]/Q} .original_name {spi1/SPIxRX_ltch[19]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[20]} .original_name {{spi1/SPIxRX_ltch[20]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[20]} .single_bit_orig_name {spi1/SPIxRX_ltch[20]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[20]/Q} .original_name {spi1/SPIxRX_ltch[20]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[21]} .original_name {{spi1/SPIxRX_ltch[21]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[21]} .single_bit_orig_name {spi1/SPIxRX_ltch[21]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[21]/Q} .original_name {spi1/SPIxRX_ltch[21]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[22]} .original_name {{spi1/SPIxRX_ltch[22]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[22]} .single_bit_orig_name {spi1/SPIxRX_ltch[22]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[22]/Q} .original_name {spi1/SPIxRX_ltch[22]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[23]} .original_name {{spi1/SPIxRX_ltch[23]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[23]} .single_bit_orig_name {spi1/SPIxRX_ltch[23]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[23]/Q} .original_name {spi1/SPIxRX_ltch[23]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[24]} .original_name {{spi1/SPIxRX_ltch[24]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[24]} .single_bit_orig_name {spi1/SPIxRX_ltch[24]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[24]/Q} .original_name {spi1/SPIxRX_ltch[24]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[25]} .original_name {{spi1/SPIxRX_ltch[25]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[25]} .single_bit_orig_name {spi1/SPIxRX_ltch[25]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[25]/Q} .original_name {spi1/SPIxRX_ltch[25]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[26]} .original_name {{spi1/SPIxRX_ltch[26]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[26]} .single_bit_orig_name {spi1/SPIxRX_ltch[26]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[26]/Q} .original_name {spi1/SPIxRX_ltch[26]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[27]} .original_name {{spi1/SPIxRX_ltch[27]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[27]} .single_bit_orig_name {spi1/SPIxRX_ltch[27]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[27]/Q} .original_name {spi1/SPIxRX_ltch[27]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[28]} .original_name {{spi1/SPIxRX_ltch[28]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[28]} .single_bit_orig_name {spi1/SPIxRX_ltch[28]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[28]/Q} .original_name {spi1/SPIxRX_ltch[28]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[29]} .original_name {{spi1/SPIxRX_ltch[29]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[29]} .single_bit_orig_name {spi1/SPIxRX_ltch[29]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[29]/Q} .original_name {spi1/SPIxRX_ltch[29]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[30]} .original_name {{spi1/SPIxRX_ltch[30]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[30]} .single_bit_orig_name {spi1/SPIxRX_ltch[30]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[30]/Q} .original_name {spi1/SPIxRX_ltch[30]/q}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[31]} .original_name {{spi1/SPIxRX_ltch[31]}}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[31]} .single_bit_orig_name {spi1/SPIxRX_ltch[31]}
set_db -quiet {inst:MCU/spi1/SPIxRX_ltch_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxRX_ltch_reg[31]/Q} .original_name {spi1/SPIxRX_ltch[31]/q}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[0]} .original_name {{spi1/SPIxSR_ltch[0]}}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[0]} .single_bit_orig_name {spi1/SPIxSR_ltch[0]}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxSR_ltch_reg[0]/Q} .original_name {spi1/SPIxSR_ltch[0]/q}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[1]} .original_name {{spi1/SPIxSR_ltch[1]}}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[1]} .single_bit_orig_name {spi1/SPIxSR_ltch[1]}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxSR_ltch_reg[1]/Q} .original_name {spi1/SPIxSR_ltch[1]/q}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[2]} .original_name {{spi1/SPIxSR_ltch[2]}}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[2]} .single_bit_orig_name {spi1/SPIxSR_ltch[2]}
set_db -quiet {inst:MCU/spi1/SPIxSR_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxSR_ltch_reg[2]/Q} .original_name {spi1/SPIxSR_ltch[2]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[0]} .original_name {{spi1/SPIxTX[0]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[0]} .single_bit_orig_name {spi1/SPIxTX[0]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[0]/Q} .original_name {spi1/SPIxTX[0]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[1]} .original_name {{spi1/SPIxTX[1]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[1]} .single_bit_orig_name {spi1/SPIxTX[1]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[1]/QN} .original_name {spi1/SPIxTX[1]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[2]} .original_name {{spi1/SPIxTX[2]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[2]} .single_bit_orig_name {spi1/SPIxTX[2]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[2]/QN} .original_name {spi1/SPIxTX[2]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[3]} .original_name {{spi1/SPIxTX[3]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[3]} .single_bit_orig_name {spi1/SPIxTX[3]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[3]/QN} .original_name {spi1/SPIxTX[3]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[4]} .original_name {{spi1/SPIxTX[4]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[4]} .single_bit_orig_name {spi1/SPIxTX[4]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[4]/QN} .original_name {spi1/SPIxTX[4]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[5]} .original_name {{spi1/SPIxTX[5]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[5]} .single_bit_orig_name {spi1/SPIxTX[5]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[5]/QN} .original_name {spi1/SPIxTX[5]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[6]} .original_name {{spi1/SPIxTX[6]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[6]} .single_bit_orig_name {spi1/SPIxTX[6]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[6]/QN} .original_name {spi1/SPIxTX[6]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[7]} .original_name {{spi1/SPIxTX[7]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[7]} .single_bit_orig_name {spi1/SPIxTX[7]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[7]/QN} .original_name {spi1/SPIxTX[7]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[8]} .original_name {{spi1/SPIxTX[8]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[8]} .single_bit_orig_name {spi1/SPIxTX[8]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[8]/Q} .original_name {spi1/SPIxTX[8]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[9]} .original_name {{spi1/SPIxTX[9]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[9]} .single_bit_orig_name {spi1/SPIxTX[9]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[9]/Q} .original_name {spi1/SPIxTX[9]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[10]} .original_name {{spi1/SPIxTX[10]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[10]} .single_bit_orig_name {spi1/SPIxTX[10]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[10]/Q} .original_name {spi1/SPIxTX[10]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[11]} .original_name {{spi1/SPIxTX[11]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[11]} .single_bit_orig_name {spi1/SPIxTX[11]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[11]/Q} .original_name {spi1/SPIxTX[11]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[12]} .original_name {{spi1/SPIxTX[12]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[12]} .single_bit_orig_name {spi1/SPIxTX[12]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[12]/Q} .original_name {spi1/SPIxTX[12]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[13]} .original_name {{spi1/SPIxTX[13]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[13]} .single_bit_orig_name {spi1/SPIxTX[13]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[13]/Q} .original_name {spi1/SPIxTX[13]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[14]} .original_name {{spi1/SPIxTX[14]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[14]} .single_bit_orig_name {spi1/SPIxTX[14]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[14]/Q} .original_name {spi1/SPIxTX[14]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[15]} .original_name {{spi1/SPIxTX[15]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[15]} .single_bit_orig_name {spi1/SPIxTX[15]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[15]/Q} .original_name {spi1/SPIxTX[15]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[16]} .original_name {{spi1/SPIxTX[16]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[16]} .single_bit_orig_name {spi1/SPIxTX[16]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[16]/QN} .original_name {spi1/SPIxTX[16]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[17]} .original_name {{spi1/SPIxTX[17]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[17]} .single_bit_orig_name {spi1/SPIxTX[17]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[17]/Q} .original_name {spi1/SPIxTX[17]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[18]} .original_name {{spi1/SPIxTX[18]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[18]} .single_bit_orig_name {spi1/SPIxTX[18]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[18]/QN} .original_name {spi1/SPIxTX[18]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[19]} .original_name {{spi1/SPIxTX[19]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[19]} .single_bit_orig_name {spi1/SPIxTX[19]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[19]/QN} .original_name {spi1/SPIxTX[19]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[20]} .original_name {{spi1/SPIxTX[20]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[20]} .single_bit_orig_name {spi1/SPIxTX[20]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[20]/QN} .original_name {spi1/SPIxTX[20]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[21]} .original_name {{spi1/SPIxTX[21]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[21]} .single_bit_orig_name {spi1/SPIxTX[21]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[21]/QN} .original_name {spi1/SPIxTX[21]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[22]} .original_name {{spi1/SPIxTX[22]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[22]} .single_bit_orig_name {spi1/SPIxTX[22]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[22]/QN} .original_name {spi1/SPIxTX[22]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[23]} .original_name {{spi1/SPIxTX[23]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[23]} .single_bit_orig_name {spi1/SPIxTX[23]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[23]/QN} .original_name {spi1/SPIxTX[23]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[24]} .original_name {{spi1/SPIxTX[24]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[24]} .single_bit_orig_name {spi1/SPIxTX[24]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[24]/QN} .original_name {spi1/SPIxTX[24]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[25]} .original_name {{spi1/SPIxTX[25]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[25]} .single_bit_orig_name {spi1/SPIxTX[25]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[25]/QN} .original_name {spi1/SPIxTX[25]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[26]} .original_name {{spi1/SPIxTX[26]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[26]} .single_bit_orig_name {spi1/SPIxTX[26]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[26]/QN} .original_name {spi1/SPIxTX[26]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[27]} .original_name {{spi1/SPIxTX[27]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[27]} .single_bit_orig_name {spi1/SPIxTX[27]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[27]/QN} .original_name {spi1/SPIxTX[27]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[28]} .original_name {{spi1/SPIxTX[28]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[28]} .single_bit_orig_name {spi1/SPIxTX[28]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[28]/QN} .original_name {spi1/SPIxTX[28]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[29]} .original_name {{spi1/SPIxTX[29]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[29]} .single_bit_orig_name {spi1/SPIxTX[29]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[29]/QN} .original_name {spi1/SPIxTX[29]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[30]} .original_name {{spi1/SPIxTX[30]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[30]} .single_bit_orig_name {spi1/SPIxTX[30]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[30]/QN} .original_name {spi1/SPIxTX[30]/q}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[31]} .original_name {{spi1/SPIxTX[31]}}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[31]} .single_bit_orig_name {spi1/SPIxTX[31]}
set_db -quiet {inst:MCU/spi1/SPIxTX_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxTX_reg[31]/QN} .original_name {spi1/SPIxTX[31]/q}
set_db -quiet inst:MCU/spi1/clr_start_tx_reg .original_name spi1/clr_start_tx
set_db -quiet inst:MCU/spi1/clr_start_tx_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/clr_start_tx_reg .single_bit_orig_name spi1/clr_start_tx
set_db -quiet inst:MCU/spi1/clr_start_tx_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/clr_start_tx_reg/Q .original_name spi1/clr_start_tx/q
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[0]} .original_name {{spi1/m_SPIxRX[0]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[0]} .single_bit_orig_name {spi1/m_SPIxRX[0]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[0]/Q} .original_name {spi1/m_SPIxRX[0]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[1]} .original_name {{spi1/m_SPIxRX[1]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[1]} .single_bit_orig_name {spi1/m_SPIxRX[1]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[1]/Q} .original_name {spi1/m_SPIxRX[1]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[2]} .original_name {{spi1/m_SPIxRX[2]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[2]} .single_bit_orig_name {spi1/m_SPIxRX[2]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[2]/Q} .original_name {spi1/m_SPIxRX[2]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[3]} .original_name {{spi1/m_SPIxRX[3]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[3]} .single_bit_orig_name {spi1/m_SPIxRX[3]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[3]/Q} .original_name {spi1/m_SPIxRX[3]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[4]} .original_name {{spi1/m_SPIxRX[4]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[4]} .single_bit_orig_name {spi1/m_SPIxRX[4]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[4]/Q} .original_name {spi1/m_SPIxRX[4]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[5]} .original_name {{spi1/m_SPIxRX[5]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[5]} .single_bit_orig_name {spi1/m_SPIxRX[5]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[5]/Q} .original_name {spi1/m_SPIxRX[5]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[6]} .original_name {{spi1/m_SPIxRX[6]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[6]} .single_bit_orig_name {spi1/m_SPIxRX[6]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[6]/Q} .original_name {spi1/m_SPIxRX[6]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[7]} .original_name {{spi1/m_SPIxRX[7]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[7]} .single_bit_orig_name {spi1/m_SPIxRX[7]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[7]/Q} .original_name {spi1/m_SPIxRX[7]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[8]} .original_name {{spi1/m_SPIxRX[8]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[8]} .single_bit_orig_name {spi1/m_SPIxRX[8]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[8]/Q} .original_name {spi1/m_SPIxRX[8]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[9]} .original_name {{spi1/m_SPIxRX[9]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[9]} .single_bit_orig_name {spi1/m_SPIxRX[9]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[9]/Q} .original_name {spi1/m_SPIxRX[9]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[10]} .original_name {{spi1/m_SPIxRX[10]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[10]} .single_bit_orig_name {spi1/m_SPIxRX[10]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[10]/Q} .original_name {spi1/m_SPIxRX[10]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[11]} .original_name {{spi1/m_SPIxRX[11]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[11]} .single_bit_orig_name {spi1/m_SPIxRX[11]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[11]/Q} .original_name {spi1/m_SPIxRX[11]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[12]} .original_name {{spi1/m_SPIxRX[12]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[12]} .single_bit_orig_name {spi1/m_SPIxRX[12]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[12]/Q} .original_name {spi1/m_SPIxRX[12]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[13]} .original_name {{spi1/m_SPIxRX[13]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[13]} .single_bit_orig_name {spi1/m_SPIxRX[13]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[13]/Q} .original_name {spi1/m_SPIxRX[13]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[14]} .original_name {{spi1/m_SPIxRX[14]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[14]} .single_bit_orig_name {spi1/m_SPIxRX[14]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[14]/Q} .original_name {spi1/m_SPIxRX[14]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[15]} .original_name {{spi1/m_SPIxRX[15]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[15]} .single_bit_orig_name {spi1/m_SPIxRX[15]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[15]/Q} .original_name {spi1/m_SPIxRX[15]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[16]} .original_name {{spi1/m_SPIxRX[16]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[16]} .single_bit_orig_name {spi1/m_SPIxRX[16]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[16]/Q} .original_name {spi1/m_SPIxRX[16]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[17]} .original_name {{spi1/m_SPIxRX[17]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[17]} .single_bit_orig_name {spi1/m_SPIxRX[17]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[17]/Q} .original_name {spi1/m_SPIxRX[17]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[18]} .original_name {{spi1/m_SPIxRX[18]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[18]} .single_bit_orig_name {spi1/m_SPIxRX[18]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[18]/Q} .original_name {spi1/m_SPIxRX[18]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[19]} .original_name {{spi1/m_SPIxRX[19]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[19]} .single_bit_orig_name {spi1/m_SPIxRX[19]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[19]/Q} .original_name {spi1/m_SPIxRX[19]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[20]} .original_name {{spi1/m_SPIxRX[20]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[20]} .single_bit_orig_name {spi1/m_SPIxRX[20]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[20]/Q} .original_name {spi1/m_SPIxRX[20]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[21]} .original_name {{spi1/m_SPIxRX[21]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[21]} .single_bit_orig_name {spi1/m_SPIxRX[21]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[21]/Q} .original_name {spi1/m_SPIxRX[21]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[22]} .original_name {{spi1/m_SPIxRX[22]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[22]} .single_bit_orig_name {spi1/m_SPIxRX[22]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[22]/Q} .original_name {spi1/m_SPIxRX[22]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[23]} .original_name {{spi1/m_SPIxRX[23]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[23]} .single_bit_orig_name {spi1/m_SPIxRX[23]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[23]/Q} .original_name {spi1/m_SPIxRX[23]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[24]} .original_name {{spi1/m_SPIxRX[24]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[24]} .single_bit_orig_name {spi1/m_SPIxRX[24]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[24]/Q} .original_name {spi1/m_SPIxRX[24]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[25]} .original_name {{spi1/m_SPIxRX[25]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[25]} .single_bit_orig_name {spi1/m_SPIxRX[25]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[25]/Q} .original_name {spi1/m_SPIxRX[25]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[26]} .original_name {{spi1/m_SPIxRX[26]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[26]} .single_bit_orig_name {spi1/m_SPIxRX[26]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[26]/Q} .original_name {spi1/m_SPIxRX[26]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[27]} .original_name {{spi1/m_SPIxRX[27]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[27]} .single_bit_orig_name {spi1/m_SPIxRX[27]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[27]/Q} .original_name {spi1/m_SPIxRX[27]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[28]} .original_name {{spi1/m_SPIxRX[28]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[28]} .single_bit_orig_name {spi1/m_SPIxRX[28]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[28]/Q} .original_name {spi1/m_SPIxRX[28]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[29]} .original_name {{spi1/m_SPIxRX[29]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[29]} .single_bit_orig_name {spi1/m_SPIxRX[29]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[29]/Q} .original_name {spi1/m_SPIxRX[29]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[30]} .original_name {{spi1/m_SPIxRX[30]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[30]} .single_bit_orig_name {spi1/m_SPIxRX[30]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[30]/Q} .original_name {spi1/m_SPIxRX[30]/q}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[31]} .original_name {{spi1/m_SPIxRX[31]}}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[31]} .single_bit_orig_name {spi1/m_SPIxRX[31]}
set_db -quiet {inst:MCU/spi1/m_SPIxRX_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_SPIxRX_reg[31]/Q} .original_name {spi1/m_SPIxRX[31]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[0]} .original_name {{spi1/m_rx_sreg[0]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[0]} .single_bit_orig_name {spi1/m_rx_sreg[0]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[0]/Q} .original_name {spi1/m_rx_sreg[0]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[1]} .original_name {{spi1/m_rx_sreg[1]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[1]} .single_bit_orig_name {spi1/m_rx_sreg[1]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[1]/Q} .original_name {spi1/m_rx_sreg[1]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[2]} .original_name {{spi1/m_rx_sreg[2]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[2]} .single_bit_orig_name {spi1/m_rx_sreg[2]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[2]/Q} .original_name {spi1/m_rx_sreg[2]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[3]} .original_name {{spi1/m_rx_sreg[3]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[3]} .single_bit_orig_name {spi1/m_rx_sreg[3]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[3]/Q} .original_name {spi1/m_rx_sreg[3]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[4]} .original_name {{spi1/m_rx_sreg[4]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[4]} .single_bit_orig_name {spi1/m_rx_sreg[4]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[4]/Q} .original_name {spi1/m_rx_sreg[4]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[5]} .original_name {{spi1/m_rx_sreg[5]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[5]} .single_bit_orig_name {spi1/m_rx_sreg[5]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[5]/Q} .original_name {spi1/m_rx_sreg[5]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[6]} .original_name {{spi1/m_rx_sreg[6]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[6]} .single_bit_orig_name {spi1/m_rx_sreg[6]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[6]/Q} .original_name {spi1/m_rx_sreg[6]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[7]} .original_name {{spi1/m_rx_sreg[7]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[7]} .single_bit_orig_name {spi1/m_rx_sreg[7]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[7]/Q} .original_name {spi1/m_rx_sreg[7]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[8]} .original_name {{spi1/m_rx_sreg[8]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[8]} .single_bit_orig_name {spi1/m_rx_sreg[8]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[8]/Q} .original_name {spi1/m_rx_sreg[8]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[9]} .original_name {{spi1/m_rx_sreg[9]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[9]} .single_bit_orig_name {spi1/m_rx_sreg[9]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[9]/Q} .original_name {spi1/m_rx_sreg[9]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[10]} .original_name {{spi1/m_rx_sreg[10]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[10]} .single_bit_orig_name {spi1/m_rx_sreg[10]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[10]/Q} .original_name {spi1/m_rx_sreg[10]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[11]} .original_name {{spi1/m_rx_sreg[11]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[11]} .single_bit_orig_name {spi1/m_rx_sreg[11]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[11]/Q} .original_name {spi1/m_rx_sreg[11]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[12]} .original_name {{spi1/m_rx_sreg[12]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[12]} .single_bit_orig_name {spi1/m_rx_sreg[12]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[12]/Q} .original_name {spi1/m_rx_sreg[12]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[13]} .original_name {{spi1/m_rx_sreg[13]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[13]} .single_bit_orig_name {spi1/m_rx_sreg[13]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[13]/Q} .original_name {spi1/m_rx_sreg[13]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[14]} .original_name {{spi1/m_rx_sreg[14]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[14]} .single_bit_orig_name {spi1/m_rx_sreg[14]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[14]/Q} .original_name {spi1/m_rx_sreg[14]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[15]} .original_name {{spi1/m_rx_sreg[15]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[15]} .single_bit_orig_name {spi1/m_rx_sreg[15]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[15]/Q} .original_name {spi1/m_rx_sreg[15]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[16]} .original_name {{spi1/m_rx_sreg[16]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[16]} .single_bit_orig_name {spi1/m_rx_sreg[16]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[16]/Q} .original_name {spi1/m_rx_sreg[16]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[0]} .original_name {{spi1/m_tx_sreg[0]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[0]} .single_bit_orig_name {spi1/m_tx_sreg[0]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[0]/Q} .original_name {spi1/m_tx_sreg[0]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[1]} .original_name {{spi1/m_tx_sreg[1]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[1]} .single_bit_orig_name {spi1/m_tx_sreg[1]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[1]/Q} .original_name {spi1/m_tx_sreg[1]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[2]} .original_name {{spi1/m_tx_sreg[2]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[2]} .single_bit_orig_name {spi1/m_tx_sreg[2]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[2]/Q} .original_name {spi1/m_tx_sreg[2]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[3]} .original_name {{spi1/m_tx_sreg[3]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[3]} .single_bit_orig_name {spi1/m_tx_sreg[3]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[3]/Q} .original_name {spi1/m_tx_sreg[3]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[4]} .original_name {{spi1/m_tx_sreg[4]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[4]} .single_bit_orig_name {spi1/m_tx_sreg[4]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[4]/Q} .original_name {spi1/m_tx_sreg[4]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[5]} .original_name {{spi1/m_tx_sreg[5]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[5]} .single_bit_orig_name {spi1/m_tx_sreg[5]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[5]/Q} .original_name {spi1/m_tx_sreg[5]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[6]} .original_name {{spi1/m_tx_sreg[6]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[6]} .single_bit_orig_name {spi1/m_tx_sreg[6]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[6]/Q} .original_name {spi1/m_tx_sreg[6]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[7]} .original_name {{spi1/m_tx_sreg[7]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[7]} .single_bit_orig_name {spi1/m_tx_sreg[7]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[7]/Q} .original_name {spi1/m_tx_sreg[7]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[8]} .original_name {{spi1/m_tx_sreg[8]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[8]} .single_bit_orig_name {spi1/m_tx_sreg[8]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[8]/Q} .original_name {spi1/m_tx_sreg[8]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[9]} .original_name {{spi1/m_tx_sreg[9]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[9]} .single_bit_orig_name {spi1/m_tx_sreg[9]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[9]/Q} .original_name {spi1/m_tx_sreg[9]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[10]} .original_name {{spi1/m_tx_sreg[10]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[10]} .single_bit_orig_name {spi1/m_tx_sreg[10]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[10]/Q} .original_name {spi1/m_tx_sreg[10]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[11]} .original_name {{spi1/m_tx_sreg[11]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[11]} .single_bit_orig_name {spi1/m_tx_sreg[11]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[11]/Q} .original_name {spi1/m_tx_sreg[11]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[12]} .original_name {{spi1/m_tx_sreg[12]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[12]} .single_bit_orig_name {spi1/m_tx_sreg[12]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[12]/Q} .original_name {spi1/m_tx_sreg[12]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[13]} .original_name {{spi1/m_tx_sreg[13]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[13]} .single_bit_orig_name {spi1/m_tx_sreg[13]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[13]/Q} .original_name {spi1/m_tx_sreg[13]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[14]} .original_name {{spi1/m_tx_sreg[14]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[14]} .single_bit_orig_name {spi1/m_tx_sreg[14]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[14]/Q} .original_name {spi1/m_tx_sreg[14]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[15]} .original_name {{spi1/m_tx_sreg[15]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[15]} .single_bit_orig_name {spi1/m_tx_sreg[15]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[15]/Q} .original_name {spi1/m_tx_sreg[15]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[16]} .original_name {{spi1/m_tx_sreg[16]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[16]} .single_bit_orig_name {spi1/m_tx_sreg[16]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[16]/Q} .original_name {spi1/m_tx_sreg[16]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[17]} .original_name {{spi1/m_tx_sreg[17]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[17]} .single_bit_orig_name {spi1/m_tx_sreg[17]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[17]/Q} .original_name {spi1/m_tx_sreg[17]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[18]} .original_name {{spi1/m_tx_sreg[18]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[18]} .single_bit_orig_name {spi1/m_tx_sreg[18]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[18]/Q} .original_name {spi1/m_tx_sreg[18]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[19]} .original_name {{spi1/m_tx_sreg[19]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[19]} .single_bit_orig_name {spi1/m_tx_sreg[19]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[19]/Q} .original_name {spi1/m_tx_sreg[19]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[20]} .original_name {{spi1/m_tx_sreg[20]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[20]} .single_bit_orig_name {spi1/m_tx_sreg[20]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[20]/Q} .original_name {spi1/m_tx_sreg[20]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[21]} .original_name {{spi1/m_tx_sreg[21]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[21]} .single_bit_orig_name {spi1/m_tx_sreg[21]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[21]/Q} .original_name {spi1/m_tx_sreg[21]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[22]} .original_name {{spi1/m_tx_sreg[22]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[22]} .single_bit_orig_name {spi1/m_tx_sreg[22]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[22]/Q} .original_name {spi1/m_tx_sreg[22]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[23]} .original_name {{spi1/m_tx_sreg[23]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[23]} .single_bit_orig_name {spi1/m_tx_sreg[23]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[23]/Q} .original_name {spi1/m_tx_sreg[23]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[24]} .original_name {{spi1/m_tx_sreg[24]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[24]} .single_bit_orig_name {spi1/m_tx_sreg[24]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[24]/Q} .original_name {spi1/m_tx_sreg[24]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[25]} .original_name {{spi1/m_tx_sreg[25]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[25]} .single_bit_orig_name {spi1/m_tx_sreg[25]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[25]/Q} .original_name {spi1/m_tx_sreg[25]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[26]} .original_name {{spi1/m_tx_sreg[26]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[26]} .single_bit_orig_name {spi1/m_tx_sreg[26]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[26]/Q} .original_name {spi1/m_tx_sreg[26]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[27]} .original_name {{spi1/m_tx_sreg[27]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[27]} .single_bit_orig_name {spi1/m_tx_sreg[27]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[27]/Q} .original_name {spi1/m_tx_sreg[27]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[28]} .original_name {{spi1/m_tx_sreg[28]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[28]} .single_bit_orig_name {spi1/m_tx_sreg[28]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[28]/Q} .original_name {spi1/m_tx_sreg[28]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[29]} .original_name {{spi1/m_tx_sreg[29]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[29]} .single_bit_orig_name {spi1/m_tx_sreg[29]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[29]/Q} .original_name {spi1/m_tx_sreg[29]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[30]} .original_name {{spi1/m_tx_sreg[30]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[30]} .single_bit_orig_name {spi1/m_tx_sreg[30]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[30]/Q} .original_name {spi1/m_tx_sreg[30]/q}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[31]} .original_name {{spi1/m_tx_sreg[31]}}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[31]} .single_bit_orig_name {spi1/m_tx_sreg[31]}
set_db -quiet {inst:MCU/spi1/m_tx_sreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_tx_sreg_reg[31]/Q} .original_name {spi1/m_tx_sreg[31]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[1]} .original_name {{spi1/read_data[1]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[1]} .single_bit_orig_name {spi1/read_data[1]}
set_db -quiet {inst:MCU/spi1/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[1]/Q} .original_name {spi1/read_data[1]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[2]} .original_name {{spi1/read_data[2]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[2]} .single_bit_orig_name {spi1/read_data[2]}
set_db -quiet {inst:MCU/spi1/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[2]/Q} .original_name {spi1/read_data[2]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[3]} .original_name {{spi1/read_data[3]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[3]} .single_bit_orig_name {spi1/read_data[3]}
set_db -quiet {inst:MCU/spi1/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[3]/Q} .original_name {spi1/read_data[3]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[4]} .original_name {{spi1/read_data[4]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[4]} .single_bit_orig_name {spi1/read_data[4]}
set_db -quiet {inst:MCU/spi1/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[4]/Q} .original_name {spi1/read_data[4]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[5]} .original_name {{spi1/read_data[5]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[5]} .single_bit_orig_name {spi1/read_data[5]}
set_db -quiet {inst:MCU/spi1/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[5]/Q} .original_name {spi1/read_data[5]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[6]} .original_name {{spi1/read_data[6]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[6]} .single_bit_orig_name {spi1/read_data[6]}
set_db -quiet {inst:MCU/spi1/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[6]/Q} .original_name {spi1/read_data[6]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[7]} .original_name {{spi1/read_data[7]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[7]} .single_bit_orig_name {spi1/read_data[7]}
set_db -quiet {inst:MCU/spi1/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[7]/Q} .original_name {spi1/read_data[7]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[8]} .original_name {{spi1/read_data[8]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[8]} .single_bit_orig_name {spi1/read_data[8]}
set_db -quiet {inst:MCU/spi1/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[8]/Q} .original_name {spi1/read_data[8]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[9]} .original_name {{spi1/read_data[9]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[9]} .single_bit_orig_name {spi1/read_data[9]}
set_db -quiet {inst:MCU/spi1/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[9]/Q} .original_name {spi1/read_data[9]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[10]} .original_name {{spi1/read_data[10]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[10]} .single_bit_orig_name {spi1/read_data[10]}
set_db -quiet {inst:MCU/spi1/read_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[10]/Q} .original_name {spi1/read_data[10]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[11]} .original_name {{spi1/read_data[11]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[11]} .single_bit_orig_name {spi1/read_data[11]}
set_db -quiet {inst:MCU/spi1/read_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[11]/Q} .original_name {spi1/read_data[11]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[12]} .original_name {{spi1/read_data[12]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[12]} .single_bit_orig_name {spi1/read_data[12]}
set_db -quiet {inst:MCU/spi1/read_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[12]/Q} .original_name {spi1/read_data[12]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[13]} .original_name {{spi1/read_data[13]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[13]} .single_bit_orig_name {spi1/read_data[13]}
set_db -quiet {inst:MCU/spi1/read_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[13]/Q} .original_name {spi1/read_data[13]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[14]} .original_name {{spi1/read_data[14]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[14]} .single_bit_orig_name {spi1/read_data[14]}
set_db -quiet {inst:MCU/spi1/read_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[14]/Q} .original_name {spi1/read_data[14]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[15]} .original_name {{spi1/read_data[15]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[15]} .single_bit_orig_name {spi1/read_data[15]}
set_db -quiet {inst:MCU/spi1/read_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[15]/Q} .original_name {spi1/read_data[15]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[16]} .original_name {{spi1/read_data[16]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[16]} .single_bit_orig_name {spi1/read_data[16]}
set_db -quiet {inst:MCU/spi1/read_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[16]/Q} .original_name {spi1/read_data[16]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[18]} .original_name {{spi1/read_data[18]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[18]} .single_bit_orig_name {spi1/read_data[18]}
set_db -quiet {inst:MCU/spi1/read_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[18]/Q} .original_name {spi1/read_data[18]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[19]} .original_name {{spi1/read_data[19]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[19]} .single_bit_orig_name {spi1/read_data[19]}
set_db -quiet {inst:MCU/spi1/read_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[19]/Q} .original_name {spi1/read_data[19]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[20]} .original_name {{spi1/read_data[20]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[20]} .single_bit_orig_name {spi1/read_data[20]}
set_db -quiet {inst:MCU/spi1/read_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[20]/Q} .original_name {spi1/read_data[20]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[21]} .original_name {{spi1/read_data[21]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[21]} .single_bit_orig_name {spi1/read_data[21]}
set_db -quiet {inst:MCU/spi1/read_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[21]/Q} .original_name {spi1/read_data[21]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[22]} .original_name {{spi1/read_data[22]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[22]} .single_bit_orig_name {spi1/read_data[22]}
set_db -quiet {inst:MCU/spi1/read_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[22]/Q} .original_name {spi1/read_data[22]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[23]} .original_name {{spi1/read_data[23]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[23]} .single_bit_orig_name {spi1/read_data[23]}
set_db -quiet {inst:MCU/spi1/read_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[23]/Q} .original_name {spi1/read_data[23]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[24]} .original_name {{spi1/read_data[24]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[24]} .single_bit_orig_name {spi1/read_data[24]}
set_db -quiet {inst:MCU/spi1/read_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[24]/Q} .original_name {spi1/read_data[24]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[25]} .original_name {{spi1/read_data[25]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[25]} .single_bit_orig_name {spi1/read_data[25]}
set_db -quiet {inst:MCU/spi1/read_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[25]/Q} .original_name {spi1/read_data[25]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[26]} .original_name {{spi1/read_data[26]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[26]} .single_bit_orig_name {spi1/read_data[26]}
set_db -quiet {inst:MCU/spi1/read_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[26]/Q} .original_name {spi1/read_data[26]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[27]} .original_name {{spi1/read_data[27]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[27]} .single_bit_orig_name {spi1/read_data[27]}
set_db -quiet {inst:MCU/spi1/read_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[27]/Q} .original_name {spi1/read_data[27]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[28]} .original_name {{spi1/read_data[28]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[28]} .single_bit_orig_name {spi1/read_data[28]}
set_db -quiet {inst:MCU/spi1/read_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[28]/Q} .original_name {spi1/read_data[28]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[29]} .original_name {{spi1/read_data[29]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[29]} .single_bit_orig_name {spi1/read_data[29]}
set_db -quiet {inst:MCU/spi1/read_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[29]/Q} .original_name {spi1/read_data[29]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[30]} .original_name {{spi1/read_data[30]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[30]} .single_bit_orig_name {spi1/read_data[30]}
set_db -quiet {inst:MCU/spi1/read_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[30]/Q} .original_name {spi1/read_data[30]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[31]} .original_name {{spi1/read_data[31]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[31]} .single_bit_orig_name {spi1/read_data[31]}
set_db -quiet {inst:MCU/spi1/read_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[31]/Q} .original_name {spi1/read_data[31]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[0]} .original_name {{spi1/s_rx_sreg[0]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[0]} .single_bit_orig_name {spi1/s_rx_sreg[0]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[0]/Q} .original_name {spi1/s_rx_sreg[0]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[1]} .original_name {{spi1/s_rx_sreg[1]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[1]} .single_bit_orig_name {spi1/s_rx_sreg[1]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[1]/Q} .original_name {spi1/s_rx_sreg[1]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[2]} .original_name {{spi1/s_rx_sreg[2]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[2]} .single_bit_orig_name {spi1/s_rx_sreg[2]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[2]/Q} .original_name {spi1/s_rx_sreg[2]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[3]} .original_name {{spi1/s_rx_sreg[3]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[3]} .single_bit_orig_name {spi1/s_rx_sreg[3]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[3]/Q} .original_name {spi1/s_rx_sreg[3]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[4]} .original_name {{spi1/s_rx_sreg[4]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[4]} .single_bit_orig_name {spi1/s_rx_sreg[4]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[4]/Q} .original_name {spi1/s_rx_sreg[4]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[5]} .original_name {{spi1/s_rx_sreg[5]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[5]} .single_bit_orig_name {spi1/s_rx_sreg[5]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[5]/Q} .original_name {spi1/s_rx_sreg[5]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[6]} .original_name {{spi1/s_rx_sreg[6]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[6]} .single_bit_orig_name {spi1/s_rx_sreg[6]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[6]/Q} .original_name {spi1/s_rx_sreg[6]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[7]} .original_name {{spi1/s_rx_sreg[7]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[7]} .single_bit_orig_name {spi1/s_rx_sreg[7]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[7]/Q} .original_name {spi1/s_rx_sreg[7]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[8]} .original_name {{spi1/s_rx_sreg[8]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[8]} .single_bit_orig_name {spi1/s_rx_sreg[8]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[8]/Q} .original_name {spi1/s_rx_sreg[8]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[9]} .original_name {{spi1/s_rx_sreg[9]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[9]} .single_bit_orig_name {spi1/s_rx_sreg[9]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[9]/Q} .original_name {spi1/s_rx_sreg[9]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[10]} .original_name {{spi1/s_rx_sreg[10]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[10]} .single_bit_orig_name {spi1/s_rx_sreg[10]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[10]/Q} .original_name {spi1/s_rx_sreg[10]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[11]} .original_name {{spi1/s_rx_sreg[11]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[11]} .single_bit_orig_name {spi1/s_rx_sreg[11]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[11]/Q} .original_name {spi1/s_rx_sreg[11]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[12]} .original_name {{spi1/s_rx_sreg[12]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[12]} .single_bit_orig_name {spi1/s_rx_sreg[12]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[12]/Q} .original_name {spi1/s_rx_sreg[12]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[13]} .original_name {{spi1/s_rx_sreg[13]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[13]} .single_bit_orig_name {spi1/s_rx_sreg[13]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[13]/Q} .original_name {spi1/s_rx_sreg[13]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[14]} .original_name {{spi1/s_rx_sreg[14]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[14]} .single_bit_orig_name {spi1/s_rx_sreg[14]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[14]/Q} .original_name {spi1/s_rx_sreg[14]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[15]} .original_name {{spi1/s_rx_sreg[15]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[15]} .single_bit_orig_name {spi1/s_rx_sreg[15]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[15]/Q} .original_name {spi1/s_rx_sreg[15]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[16]} .original_name {{spi1/s_rx_sreg[16]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[16]} .single_bit_orig_name {spi1/s_rx_sreg[16]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[16]/Q} .original_name {spi1/s_rx_sreg[16]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[17]} .original_name {{spi1/s_rx_sreg[17]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[17]} .single_bit_orig_name {spi1/s_rx_sreg[17]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[17]/Q} .original_name {spi1/s_rx_sreg[17]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[18]} .original_name {{spi1/s_rx_sreg[18]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[18]} .single_bit_orig_name {spi1/s_rx_sreg[18]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[18]/Q} .original_name {spi1/s_rx_sreg[18]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[19]} .original_name {{spi1/s_rx_sreg[19]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[19]} .single_bit_orig_name {spi1/s_rx_sreg[19]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[19]/Q} .original_name {spi1/s_rx_sreg[19]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[20]} .original_name {{spi1/s_rx_sreg[20]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[20]} .single_bit_orig_name {spi1/s_rx_sreg[20]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[20]/Q} .original_name {spi1/s_rx_sreg[20]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[21]} .original_name {{spi1/s_rx_sreg[21]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[21]} .single_bit_orig_name {spi1/s_rx_sreg[21]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[21]/Q} .original_name {spi1/s_rx_sreg[21]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[22]} .original_name {{spi1/s_rx_sreg[22]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[22]} .single_bit_orig_name {spi1/s_rx_sreg[22]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[22]/Q} .original_name {spi1/s_rx_sreg[22]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[23]} .original_name {{spi1/s_rx_sreg[23]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[23]} .single_bit_orig_name {spi1/s_rx_sreg[23]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[23]/Q} .original_name {spi1/s_rx_sreg[23]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[24]} .original_name {{spi1/s_rx_sreg[24]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[24]} .single_bit_orig_name {spi1/s_rx_sreg[24]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[24]/Q} .original_name {spi1/s_rx_sreg[24]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[25]} .original_name {{spi1/s_rx_sreg[25]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[25]} .single_bit_orig_name {spi1/s_rx_sreg[25]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[25]/Q} .original_name {spi1/s_rx_sreg[25]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[26]} .original_name {{spi1/s_rx_sreg[26]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[26]} .single_bit_orig_name {spi1/s_rx_sreg[26]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[26]/Q} .original_name {spi1/s_rx_sreg[26]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[27]} .original_name {{spi1/s_rx_sreg[27]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[27]} .single_bit_orig_name {spi1/s_rx_sreg[27]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[27]/Q} .original_name {spi1/s_rx_sreg[27]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[28]} .original_name {{spi1/s_rx_sreg[28]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[28]} .single_bit_orig_name {spi1/s_rx_sreg[28]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[28]/Q} .original_name {spi1/s_rx_sreg[28]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[29]} .original_name {{spi1/s_rx_sreg[29]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[29]} .single_bit_orig_name {spi1/s_rx_sreg[29]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[29]/Q} .original_name {spi1/s_rx_sreg[29]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[30]} .original_name {{spi1/s_rx_sreg[30]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[30]} .single_bit_orig_name {spi1/s_rx_sreg[30]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[30]/Q} .original_name {spi1/s_rx_sreg[30]/q}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[31]} .original_name {{spi1/s_rx_sreg[31]}}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[31]} .single_bit_orig_name {spi1/s_rx_sreg[31]}
set_db -quiet {inst:MCU/spi1/s_rx_sreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_rx_sreg_reg[31]/Q} .original_name {spi1/s_rx_sreg[31]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[0]} .original_name {{spi1/s_tx_sreg[0]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[0]} .single_bit_orig_name {spi1/s_tx_sreg[0]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[0]/Q} .original_name {spi1/s_tx_sreg[0]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[1]} .original_name {{spi1/s_tx_sreg[1]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[1]} .single_bit_orig_name {spi1/s_tx_sreg[1]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[1]/Q} .original_name {spi1/s_tx_sreg[1]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[2]} .original_name {{spi1/s_tx_sreg[2]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[2]} .single_bit_orig_name {spi1/s_tx_sreg[2]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[2]/Q} .original_name {spi1/s_tx_sreg[2]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[3]} .original_name {{spi1/s_tx_sreg[3]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[3]} .single_bit_orig_name {spi1/s_tx_sreg[3]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[3]/Q} .original_name {spi1/s_tx_sreg[3]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[4]} .original_name {{spi1/s_tx_sreg[4]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[4]} .single_bit_orig_name {spi1/s_tx_sreg[4]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[4]/Q} .original_name {spi1/s_tx_sreg[4]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[5]} .original_name {{spi1/s_tx_sreg[5]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[5]} .single_bit_orig_name {spi1/s_tx_sreg[5]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[5]/Q} .original_name {spi1/s_tx_sreg[5]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[6]} .original_name {{spi1/s_tx_sreg[6]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[6]} .single_bit_orig_name {spi1/s_tx_sreg[6]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[6]/Q} .original_name {spi1/s_tx_sreg[6]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[7]} .original_name {{spi1/s_tx_sreg[7]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[7]} .single_bit_orig_name {spi1/s_tx_sreg[7]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[7]/Q} .original_name {spi1/s_tx_sreg[7]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[8]} .original_name {{spi1/s_tx_sreg[8]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[8]} .single_bit_orig_name {spi1/s_tx_sreg[8]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[8]/Q} .original_name {spi1/s_tx_sreg[8]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[9]} .original_name {{spi1/s_tx_sreg[9]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[9]} .single_bit_orig_name {spi1/s_tx_sreg[9]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[9]/Q} .original_name {spi1/s_tx_sreg[9]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[10]} .original_name {{spi1/s_tx_sreg[10]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[10]} .single_bit_orig_name {spi1/s_tx_sreg[10]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[10]/Q} .original_name {spi1/s_tx_sreg[10]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[11]} .original_name {{spi1/s_tx_sreg[11]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[11]} .single_bit_orig_name {spi1/s_tx_sreg[11]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[11]/Q} .original_name {spi1/s_tx_sreg[11]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[12]} .original_name {{spi1/s_tx_sreg[12]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[12]} .single_bit_orig_name {spi1/s_tx_sreg[12]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[12]/Q} .original_name {spi1/s_tx_sreg[12]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[13]} .original_name {{spi1/s_tx_sreg[13]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[13]} .single_bit_orig_name {spi1/s_tx_sreg[13]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[13]/Q} .original_name {spi1/s_tx_sreg[13]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[14]} .original_name {{spi1/s_tx_sreg[14]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[14]} .single_bit_orig_name {spi1/s_tx_sreg[14]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[14]/Q} .original_name {spi1/s_tx_sreg[14]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[15]} .original_name {{spi1/s_tx_sreg[15]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[15]} .single_bit_orig_name {spi1/s_tx_sreg[15]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[15]/Q} .original_name {spi1/s_tx_sreg[15]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[16]} .original_name {{spi1/s_tx_sreg[16]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[16]} .single_bit_orig_name {spi1/s_tx_sreg[16]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[16]/Q} .original_name {spi1/s_tx_sreg[16]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[17]} .original_name {{spi1/s_tx_sreg[17]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[17]} .single_bit_orig_name {spi1/s_tx_sreg[17]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[17]/Q} .original_name {spi1/s_tx_sreg[17]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[18]} .original_name {{spi1/s_tx_sreg[18]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[18]} .single_bit_orig_name {spi1/s_tx_sreg[18]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[18]/Q} .original_name {spi1/s_tx_sreg[18]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[19]} .original_name {{spi1/s_tx_sreg[19]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[19]} .single_bit_orig_name {spi1/s_tx_sreg[19]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[19]/Q} .original_name {spi1/s_tx_sreg[19]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[20]} .original_name {{spi1/s_tx_sreg[20]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[20]} .single_bit_orig_name {spi1/s_tx_sreg[20]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[20]/Q} .original_name {spi1/s_tx_sreg[20]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[21]} .original_name {{spi1/s_tx_sreg[21]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[21]} .single_bit_orig_name {spi1/s_tx_sreg[21]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[21]/Q} .original_name {spi1/s_tx_sreg[21]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[22]} .original_name {{spi1/s_tx_sreg[22]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[22]} .single_bit_orig_name {spi1/s_tx_sreg[22]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[22]/Q} .original_name {spi1/s_tx_sreg[22]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[23]} .original_name {{spi1/s_tx_sreg[23]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[23]} .single_bit_orig_name {spi1/s_tx_sreg[23]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[23]/Q} .original_name {spi1/s_tx_sreg[23]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[24]} .original_name {{spi1/s_tx_sreg[24]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[24]} .single_bit_orig_name {spi1/s_tx_sreg[24]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[24]/Q} .original_name {spi1/s_tx_sreg[24]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[25]} .original_name {{spi1/s_tx_sreg[25]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[25]} .single_bit_orig_name {spi1/s_tx_sreg[25]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[25]/Q} .original_name {spi1/s_tx_sreg[25]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[26]} .original_name {{spi1/s_tx_sreg[26]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[26]} .single_bit_orig_name {spi1/s_tx_sreg[26]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[26]/Q} .original_name {spi1/s_tx_sreg[26]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[27]} .original_name {{spi1/s_tx_sreg[27]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[27]} .single_bit_orig_name {spi1/s_tx_sreg[27]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[27]/Q} .original_name {spi1/s_tx_sreg[27]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[28]} .original_name {{spi1/s_tx_sreg[28]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[28]} .single_bit_orig_name {spi1/s_tx_sreg[28]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[28]/Q} .original_name {spi1/s_tx_sreg[28]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[29]} .original_name {{spi1/s_tx_sreg[29]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[29]} .single_bit_orig_name {spi1/s_tx_sreg[29]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[29]/Q} .original_name {spi1/s_tx_sreg[29]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[30]} .original_name {{spi1/s_tx_sreg[30]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[30]} .single_bit_orig_name {spi1/s_tx_sreg[30]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[30]/Q} .original_name {spi1/s_tx_sreg[30]/q}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[31]} .original_name {{spi1/s_tx_sreg[31]}}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[31]} .single_bit_orig_name {spi1/s_tx_sreg[31]}
set_db -quiet {inst:MCU/spi1/s_tx_sreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_tx_sreg_reg[31]/Q} .original_name {spi1/s_tx_sreg[31]/q}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[7]} .original_name {{spi1/SPIxCR[7]}}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[7]} .single_bit_orig_name {spi1/SPIxCR[7]}
set_db -quiet {inst:MCU/spi1/SPIxCR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/SPIxCR_reg[7]/Q} .original_name {spi1/SPIxCR[7]/q}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[0]} .original_name {{spi1/baud_counter[0]}}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/baud_counter_reg[0]} .single_bit_orig_name {spi1/baud_counter[0]}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/baud_counter_reg[0]/QN} .original_name {spi1/baud_counter[0]/q}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[1]} .original_name {{spi1/baud_counter[1]}}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/baud_counter_reg[1]} .single_bit_orig_name {spi1/baud_counter[1]}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/baud_counter_reg[1]/Q} .original_name {spi1/baud_counter[1]/q}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[2]} .original_name {{spi1/baud_counter[2]}}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/baud_counter_reg[2]} .single_bit_orig_name {spi1/baud_counter[2]}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/baud_counter_reg[2]/Q} .original_name {spi1/baud_counter[2]/q}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[3]} .original_name {{spi1/baud_counter[3]}}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/baud_counter_reg[3]} .single_bit_orig_name {spi1/baud_counter[3]}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/baud_counter_reg[3]/Q} .original_name {spi1/baud_counter[3]/q}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[4]} .original_name {{spi1/baud_counter[4]}}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/baud_counter_reg[4]} .single_bit_orig_name {spi1/baud_counter[4]}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/baud_counter_reg[4]/Q} .original_name {spi1/baud_counter[4]/q}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[5]} .original_name {{spi1/baud_counter[5]}}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/baud_counter_reg[5]} .single_bit_orig_name {spi1/baud_counter[5]}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/baud_counter_reg[5]/Q} .original_name {spi1/baud_counter[5]/q}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[6]} .original_name {{spi1/baud_counter[6]}}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/baud_counter_reg[6]} .single_bit_orig_name {spi1/baud_counter[6]}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/baud_counter_reg[6]/Q} .original_name {spi1/baud_counter[6]/q}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[7]} .original_name {{spi1/baud_counter[7]}}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/baud_counter_reg[7]} .single_bit_orig_name {spi1/baud_counter[7]}
set_db -quiet {inst:MCU/spi1/baud_counter_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/baud_counter_reg[7]/Q} .original_name {spi1/baud_counter[7]/q}
set_db -quiet inst:MCU/spi1/clr_spi_teif_reg .original_name spi1/clr_spi_teif
set_db -quiet inst:MCU/spi1/clr_spi_teif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/clr_spi_teif_reg .single_bit_orig_name spi1/clr_spi_teif
set_db -quiet inst:MCU/spi1/clr_spi_teif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/clr_spi_teif_reg/Q .original_name spi1/clr_spi_teif/q
set_db -quiet {inst:MCU/spi1/m_counter_reg[0]} .original_name {{spi1/m_counter[0]}}
set_db -quiet {inst:MCU/spi1/m_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_counter_reg[0]} .single_bit_orig_name {spi1/m_counter[0]}
set_db -quiet {inst:MCU/spi1/m_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_counter_reg[0]/Q} .original_name {spi1/m_counter[0]/q}
set_db -quiet {inst:MCU/spi1/m_counter_reg[1]} .original_name {{spi1/m_counter[1]}}
set_db -quiet {inst:MCU/spi1/m_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_counter_reg[1]} .single_bit_orig_name {spi1/m_counter[1]}
set_db -quiet {inst:MCU/spi1/m_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_counter_reg[1]/Q} .original_name {spi1/m_counter[1]/q}
set_db -quiet {inst:MCU/spi1/m_counter_reg[2]} .original_name {{spi1/m_counter[2]}}
set_db -quiet {inst:MCU/spi1/m_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_counter_reg[2]} .single_bit_orig_name {spi1/m_counter[2]}
set_db -quiet {inst:MCU/spi1/m_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_counter_reg[2]/Q} .original_name {spi1/m_counter[2]/q}
set_db -quiet {inst:MCU/spi1/m_counter_reg[3]} .original_name {{spi1/m_counter[3]}}
set_db -quiet {inst:MCU/spi1/m_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_counter_reg[3]} .single_bit_orig_name {spi1/m_counter[3]}
set_db -quiet {inst:MCU/spi1/m_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_counter_reg[3]/Q} .original_name {spi1/m_counter[3]/q}
set_db -quiet {inst:MCU/spi1/m_counter_reg[4]} .original_name {{spi1/m_counter[4]}}
set_db -quiet {inst:MCU/spi1/m_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_counter_reg[4]} .single_bit_orig_name {spi1/m_counter[4]}
set_db -quiet {inst:MCU/spi1/m_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_counter_reg[4]/Q} .original_name {spi1/m_counter[4]/q}
set_db -quiet {inst:MCU/spi1/m_counter_reg[5]} .original_name {{spi1/m_counter[5]}}
set_db -quiet {inst:MCU/spi1/m_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_counter_reg[5]} .single_bit_orig_name {spi1/m_counter[5]}
set_db -quiet {inst:MCU/spi1/m_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_counter_reg[5]/Q} .original_name {spi1/m_counter[5]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[17]} .original_name {{spi1/m_rx_sreg[17]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[17]} .single_bit_orig_name {spi1/m_rx_sreg[17]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[17]/Q} .original_name {spi1/m_rx_sreg[17]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[18]} .original_name {{spi1/m_rx_sreg[18]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[18]} .single_bit_orig_name {spi1/m_rx_sreg[18]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[18]/Q} .original_name {spi1/m_rx_sreg[18]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[19]} .original_name {{spi1/m_rx_sreg[19]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[19]} .single_bit_orig_name {spi1/m_rx_sreg[19]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[19]/Q} .original_name {spi1/m_rx_sreg[19]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[20]} .original_name {{spi1/m_rx_sreg[20]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[20]} .single_bit_orig_name {spi1/m_rx_sreg[20]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[20]/Q} .original_name {spi1/m_rx_sreg[20]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[21]} .original_name {{spi1/m_rx_sreg[21]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[21]} .single_bit_orig_name {spi1/m_rx_sreg[21]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[21]/Q} .original_name {spi1/m_rx_sreg[21]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[22]} .original_name {{spi1/m_rx_sreg[22]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[22]} .single_bit_orig_name {spi1/m_rx_sreg[22]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[22]/Q} .original_name {spi1/m_rx_sreg[22]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[23]} .original_name {{spi1/m_rx_sreg[23]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[23]} .single_bit_orig_name {spi1/m_rx_sreg[23]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[23]/Q} .original_name {spi1/m_rx_sreg[23]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[24]} .original_name {{spi1/m_rx_sreg[24]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[24]} .single_bit_orig_name {spi1/m_rx_sreg[24]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[24]/Q} .original_name {spi1/m_rx_sreg[24]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[25]} .original_name {{spi1/m_rx_sreg[25]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[25]} .single_bit_orig_name {spi1/m_rx_sreg[25]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[25]/Q} .original_name {spi1/m_rx_sreg[25]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[26]} .original_name {{spi1/m_rx_sreg[26]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[26]} .single_bit_orig_name {spi1/m_rx_sreg[26]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[26]/Q} .original_name {spi1/m_rx_sreg[26]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[27]} .original_name {{spi1/m_rx_sreg[27]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[27]} .single_bit_orig_name {spi1/m_rx_sreg[27]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[27]/Q} .original_name {spi1/m_rx_sreg[27]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[28]} .original_name {{spi1/m_rx_sreg[28]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[28]} .single_bit_orig_name {spi1/m_rx_sreg[28]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[28]/Q} .original_name {spi1/m_rx_sreg[28]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[29]} .original_name {{spi1/m_rx_sreg[29]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[29]} .single_bit_orig_name {spi1/m_rx_sreg[29]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[29]/Q} .original_name {spi1/m_rx_sreg[29]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[30]} .original_name {{spi1/m_rx_sreg[30]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[30]} .single_bit_orig_name {spi1/m_rx_sreg[30]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[30]/Q} .original_name {spi1/m_rx_sreg[30]/q}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[31]} .original_name {{spi1/m_rx_sreg[31]}}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[31]} .single_bit_orig_name {spi1/m_rx_sreg[31]}
set_db -quiet {inst:MCU/spi1/m_rx_sreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/m_rx_sreg_reg[31]/Q} .original_name {spi1/m_rx_sreg[31]/q}
set_db -quiet inst:MCU/spi1/m_spi_tcif_reg .original_name spi1/m_spi_tcif
set_db -quiet inst:MCU/spi1/m_spi_tcif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/m_spi_tcif_reg .single_bit_orig_name spi1/m_spi_tcif
set_db -quiet inst:MCU/spi1/m_spi_tcif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/m_spi_tcif_reg/Q .original_name spi1/m_spi_tcif/q
set_db -quiet inst:MCU/spi1/m_spi_teif_reg .original_name spi1/m_spi_teif
set_db -quiet inst:MCU/spi1/m_spi_teif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/m_spi_teif_reg .single_bit_orig_name spi1/m_spi_teif
set_db -quiet inst:MCU/spi1/m_spi_teif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/m_spi_teif_reg/Q .original_name spi1/m_spi_teif/q
set_db -quiet {inst:MCU/spi1/read_data_reg[0]} .original_name {{spi1/read_data[0]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[0]} .single_bit_orig_name {spi1/read_data[0]}
set_db -quiet {inst:MCU/spi1/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[0]/Q} .original_name {spi1/read_data[0]/q}
set_db -quiet {inst:MCU/spi1/read_data_reg[17]} .original_name {{spi1/read_data[17]}}
set_db -quiet {inst:MCU/spi1/read_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/read_data_reg[17]} .single_bit_orig_name {spi1/read_data[17]}
set_db -quiet {inst:MCU/spi1/read_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/read_data_reg[17]/Q} .original_name {spi1/read_data[17]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[0]} .original_name {{spi1/s_SPIxRX[0]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[0]} .single_bit_orig_name {spi1/s_SPIxRX[0]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[0]/Q} .original_name {spi1/s_SPIxRX[0]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[1]} .original_name {{spi1/s_SPIxRX[1]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[1]} .single_bit_orig_name {spi1/s_SPIxRX[1]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[1]/Q} .original_name {spi1/s_SPIxRX[1]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[2]} .original_name {{spi1/s_SPIxRX[2]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[2]} .single_bit_orig_name {spi1/s_SPIxRX[2]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[2]/Q} .original_name {spi1/s_SPIxRX[2]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[3]} .original_name {{spi1/s_SPIxRX[3]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[3]} .single_bit_orig_name {spi1/s_SPIxRX[3]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[3]/Q} .original_name {spi1/s_SPIxRX[3]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[4]} .original_name {{spi1/s_SPIxRX[4]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[4]} .single_bit_orig_name {spi1/s_SPIxRX[4]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[4]/Q} .original_name {spi1/s_SPIxRX[4]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[5]} .original_name {{spi1/s_SPIxRX[5]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[5]} .single_bit_orig_name {spi1/s_SPIxRX[5]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[5]/Q} .original_name {spi1/s_SPIxRX[5]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[6]} .original_name {{spi1/s_SPIxRX[6]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[6]} .single_bit_orig_name {spi1/s_SPIxRX[6]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[6]/Q} .original_name {spi1/s_SPIxRX[6]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[7]} .original_name {{spi1/s_SPIxRX[7]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[7]} .single_bit_orig_name {spi1/s_SPIxRX[7]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[7]/Q} .original_name {spi1/s_SPIxRX[7]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[8]} .original_name {{spi1/s_SPIxRX[8]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[8]} .single_bit_orig_name {spi1/s_SPIxRX[8]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[8]/Q} .original_name {spi1/s_SPIxRX[8]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[9]} .original_name {{spi1/s_SPIxRX[9]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[9]} .single_bit_orig_name {spi1/s_SPIxRX[9]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[9]/Q} .original_name {spi1/s_SPIxRX[9]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[10]} .original_name {{spi1/s_SPIxRX[10]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[10]} .single_bit_orig_name {spi1/s_SPIxRX[10]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[10]/Q} .original_name {spi1/s_SPIxRX[10]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[11]} .original_name {{spi1/s_SPIxRX[11]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[11]} .single_bit_orig_name {spi1/s_SPIxRX[11]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[11]/Q} .original_name {spi1/s_SPIxRX[11]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[12]} .original_name {{spi1/s_SPIxRX[12]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[12]} .single_bit_orig_name {spi1/s_SPIxRX[12]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[12]/Q} .original_name {spi1/s_SPIxRX[12]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[13]} .original_name {{spi1/s_SPIxRX[13]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[13]} .single_bit_orig_name {spi1/s_SPIxRX[13]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[13]/Q} .original_name {spi1/s_SPIxRX[13]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[14]} .original_name {{spi1/s_SPIxRX[14]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[14]} .single_bit_orig_name {spi1/s_SPIxRX[14]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[14]/Q} .original_name {spi1/s_SPIxRX[14]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[15]} .original_name {{spi1/s_SPIxRX[15]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[15]} .single_bit_orig_name {spi1/s_SPIxRX[15]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[15]/Q} .original_name {spi1/s_SPIxRX[15]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[16]} .original_name {{spi1/s_SPIxRX[16]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[16]} .single_bit_orig_name {spi1/s_SPIxRX[16]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[16]/Q} .original_name {spi1/s_SPIxRX[16]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[17]} .original_name {{spi1/s_SPIxRX[17]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[17]} .single_bit_orig_name {spi1/s_SPIxRX[17]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[17]/Q} .original_name {spi1/s_SPIxRX[17]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[18]} .original_name {{spi1/s_SPIxRX[18]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[18]} .single_bit_orig_name {spi1/s_SPIxRX[18]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[18]/Q} .original_name {spi1/s_SPIxRX[18]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[19]} .original_name {{spi1/s_SPIxRX[19]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[19]} .single_bit_orig_name {spi1/s_SPIxRX[19]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[19]/Q} .original_name {spi1/s_SPIxRX[19]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[20]} .original_name {{spi1/s_SPIxRX[20]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[20]} .single_bit_orig_name {spi1/s_SPIxRX[20]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[20]/Q} .original_name {spi1/s_SPIxRX[20]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[21]} .original_name {{spi1/s_SPIxRX[21]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[21]} .single_bit_orig_name {spi1/s_SPIxRX[21]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[21]/Q} .original_name {spi1/s_SPIxRX[21]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[22]} .original_name {{spi1/s_SPIxRX[22]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[22]} .single_bit_orig_name {spi1/s_SPIxRX[22]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[22]/Q} .original_name {spi1/s_SPIxRX[22]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[23]} .original_name {{spi1/s_SPIxRX[23]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[23]} .single_bit_orig_name {spi1/s_SPIxRX[23]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[23]/Q} .original_name {spi1/s_SPIxRX[23]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[24]} .original_name {{spi1/s_SPIxRX[24]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[24]} .single_bit_orig_name {spi1/s_SPIxRX[24]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[24]/Q} .original_name {spi1/s_SPIxRX[24]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[25]} .original_name {{spi1/s_SPIxRX[25]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[25]} .single_bit_orig_name {spi1/s_SPIxRX[25]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[25]/Q} .original_name {spi1/s_SPIxRX[25]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[26]} .original_name {{spi1/s_SPIxRX[26]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[26]} .single_bit_orig_name {spi1/s_SPIxRX[26]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[26]/Q} .original_name {spi1/s_SPIxRX[26]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[27]} .original_name {{spi1/s_SPIxRX[27]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[27]} .single_bit_orig_name {spi1/s_SPIxRX[27]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[27]/Q} .original_name {spi1/s_SPIxRX[27]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[28]} .original_name {{spi1/s_SPIxRX[28]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[28]} .single_bit_orig_name {spi1/s_SPIxRX[28]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[28]/Q} .original_name {spi1/s_SPIxRX[28]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[29]} .original_name {{spi1/s_SPIxRX[29]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[29]} .single_bit_orig_name {spi1/s_SPIxRX[29]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[29]/Q} .original_name {spi1/s_SPIxRX[29]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[30]} .original_name {{spi1/s_SPIxRX[30]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[30]} .single_bit_orig_name {spi1/s_SPIxRX[30]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[30]/Q} .original_name {spi1/s_SPIxRX[30]/q}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[31]} .original_name {{spi1/s_SPIxRX[31]}}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[31]} .single_bit_orig_name {spi1/s_SPIxRX[31]}
set_db -quiet {inst:MCU/spi1/s_SPIxRX_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_SPIxRX_reg[31]/Q} .original_name {spi1/s_SPIxRX[31]/q}
set_db -quiet {inst:MCU/spi1/s_counter_reg[0]} .original_name {{spi1/s_counter[0]}}
set_db -quiet {inst:MCU/spi1/s_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_counter_reg[0]} .single_bit_orig_name {spi1/s_counter[0]}
set_db -quiet {inst:MCU/spi1/s_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_counter_reg[0]/Q} .original_name {spi1/s_counter[0]/q}
set_db -quiet {inst:MCU/spi1/s_counter_reg[1]} .original_name {{spi1/s_counter[1]}}
set_db -quiet {inst:MCU/spi1/s_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_counter_reg[1]} .single_bit_orig_name {spi1/s_counter[1]}
set_db -quiet {inst:MCU/spi1/s_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_counter_reg[1]/QN} .original_name {spi1/s_counter[1]/q}
set_db -quiet {inst:MCU/spi1/s_counter_reg[2]} .original_name {{spi1/s_counter[2]}}
set_db -quiet {inst:MCU/spi1/s_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_counter_reg[2]} .single_bit_orig_name {spi1/s_counter[2]}
set_db -quiet {inst:MCU/spi1/s_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_counter_reg[2]/Q} .original_name {spi1/s_counter[2]/q}
set_db -quiet {inst:MCU/spi1/s_counter_reg[3]} .original_name {{spi1/s_counter[3]}}
set_db -quiet {inst:MCU/spi1/s_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_counter_reg[3]} .single_bit_orig_name {spi1/s_counter[3]}
set_db -quiet {inst:MCU/spi1/s_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_counter_reg[3]/QN} .original_name {spi1/s_counter[3]/q}
set_db -quiet {inst:MCU/spi1/s_counter_reg[4]} .original_name {{spi1/s_counter[4]}}
set_db -quiet {inst:MCU/spi1/s_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_counter_reg[4]} .single_bit_orig_name {spi1/s_counter[4]}
set_db -quiet {inst:MCU/spi1/s_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_counter_reg[4]/Q} .original_name {spi1/s_counter[4]/q}
set_db -quiet {inst:MCU/spi1/s_counter_reg[5]} .original_name {{spi1/s_counter[5]}}
set_db -quiet {inst:MCU/spi1/s_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/spi1/s_counter_reg[5]} .single_bit_orig_name {spi1/s_counter[5]}
set_db -quiet {inst:MCU/spi1/s_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/spi1/s_counter_reg[5]/Q} .original_name {spi1/s_counter[5]/q}
set_db -quiet inst:MCU/spi1/s_spi_tcif_reg .original_name spi1/s_spi_tcif
set_db -quiet inst:MCU/spi1/s_spi_tcif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/s_spi_tcif_reg .single_bit_orig_name spi1/s_spi_tcif
set_db -quiet inst:MCU/spi1/s_spi_tcif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/s_spi_tcif_reg/Q .original_name spi1/s_spi_tcif/q
set_db -quiet inst:MCU/spi1/s_spi_teif_reg .original_name spi1/s_spi_teif
set_db -quiet inst:MCU/spi1/s_spi_teif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/s_spi_teif_reg .single_bit_orig_name spi1/s_spi_teif
set_db -quiet inst:MCU/spi1/s_spi_teif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/s_spi_teif_reg/Q .original_name spi1/s_spi_teif/q
set_db -quiet inst:MCU/spi1/sck_reg .original_name spi1/sck
set_db -quiet inst:MCU/spi1/sck_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/sck_reg .single_bit_orig_name spi1/sck
set_db -quiet inst:MCU/spi1/sck_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/sck_reg/Q .original_name spi1/sck/q
set_db -quiet inst:MCU/spi1/start_tx_reg .original_name spi1/start_tx
set_db -quiet inst:MCU/spi1/start_tx_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/start_tx_reg .single_bit_orig_name spi1/start_tx
set_db -quiet inst:MCU/spi1/start_tx_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/start_tx_reg/Q .original_name spi1/start_tx/q
set_db -quiet inst:MCU/spi1/tx_in_progress_reg .original_name spi1/tx_in_progress
set_db -quiet inst:MCU/spi1/tx_in_progress_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/tx_in_progress_reg .single_bit_orig_name spi1/tx_in_progress
set_db -quiet inst:MCU/spi1/tx_in_progress_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/tx_in_progress_reg/QN .original_name spi1/tx_in_progress/q
set_db -quiet inst:MCU/spi1/clr_spi_tcif_reg .original_name spi1/clr_spi_tcif
set_db -quiet inst:MCU/spi1/clr_spi_tcif_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/spi1/clr_spi_tcif_reg .single_bit_orig_name spi1/clr_spi_tcif
set_db -quiet inst:MCU/spi1/clr_spi_tcif_reg .gint_phase_inversion false
set_db -quiet pin:MCU/spi1/clr_spi_tcif_reg/QN .original_name spi1/clr_spi_tcif/q
set_db -quiet module:MCU/SYSTEM_NUM_IRQS83 .hdl_user_name SYSTEM
set_db -quiet module:MCU/SYSTEM_NUM_IRQS83 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/CRC16.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/SYSTEM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/SYSTEM_NUM_IRQS83 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/SYSTEM_NUM_IRQS83 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/CRC16_POLYNOMIAL51287 .hdl_user_name CRC16
set_db -quiet module:MCU/CRC16_POLYNOMIAL51287 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/CRC16.vhd} {../hdl} {}}}
set_db -quiet module:MCU/CRC16_POLYNOMIAL51287 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/CRC16_POLYNOMIAL51287 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_204 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_204 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_204 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_204 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST212/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST212/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_205 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_205 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_205 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_205 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST213/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST213/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_206 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_206 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_206 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_206 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST214/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST214/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_207 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_207 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_207 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_207 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST215/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST215/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_208 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_208 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_208 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_208 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST216/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST216/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_209 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_209 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_209 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_209 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST217/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST217/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_210 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_210 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_210 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_210 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST218/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST218/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_211 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_211 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_211 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_211 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST219/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST219/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_212 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_212 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_212 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_212 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST220/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST220/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_213 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_213 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_213 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_213 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST221/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST221/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_214 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_214 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_214 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_214 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST222/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST222/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_215 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_215 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_215 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_215 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST223/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST223/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_216 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_216 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_216 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_216 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST224/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST224/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_217 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_217 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_217 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_217 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST225/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST225/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_218 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_218 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_218 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_218 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST226/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST226/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_219 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_219 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_219 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_219 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST227/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST227/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_220 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_220 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_220 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_220 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST228/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST228/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_221 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_221 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_221 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_221 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST229/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST229/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_222 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_222 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_222 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_222 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST230/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST230/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_223 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_223 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_223 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_223 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST231/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST231/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_224 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_224 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_224 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_224 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST232/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST232/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_225 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_225 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_225 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_225 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST233/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST233/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_226 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_226 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_226 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_226 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST234/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST234/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_227 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_227 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_227 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_227 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST235/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST235/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_228 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_228 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_228 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_228 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST236/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST236/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_229 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_229 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_229 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_229 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST237/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST237/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_230 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_230 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_230 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_230 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST238/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST238/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_231 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_231 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_231 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_231 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST239/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST239/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_232 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_232 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_232 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_232 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST240/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST240/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_233 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_233 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_233 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_233 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST241/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST241/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_234 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_234 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_234 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_234 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST242/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST242/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_235 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_235 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_235 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_235 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST243/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST243/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_236 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_236 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_236 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_236 .boundary_opto strict_no
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST244/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/system0/RC_CG_HIER_INST244/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8236 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8236 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8236 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8236 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/system0/cg_clk_dco0/CG1 .original_name system0/cg_clk_dco0/CG1
set_db -quiet inst:MCU/system0/cg_clk_dco0/CG1 .single_bit_orig_name system0/cg_clk_dco0/CG1
set_db -quiet inst:MCU/system0/cg_clk_dco0/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/system0/cg_clk_dco0/CG1/ECK .original_name system0/cg_clk_dco0/CG1/ECK
set_db -quiet module:MCU/ClkGate_8235 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8235 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8235 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8235 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/system0/cg_clk_dco1/CG1 .original_name system0/cg_clk_dco1/CG1
set_db -quiet inst:MCU/system0/cg_clk_dco1/CG1 .single_bit_orig_name system0/cg_clk_dco1/CG1
set_db -quiet inst:MCU/system0/cg_clk_dco1/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/system0/cg_clk_dco1/CG1/ECK .original_name system0/cg_clk_dco1/CG1/ECK
set_db -quiet module:MCU/ClkGate_8238 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8238 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8238 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8238 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/system0/cg_clk_hfxt/CG1 .original_name system0/cg_clk_hfxt/CG1
set_db -quiet inst:MCU/system0/cg_clk_hfxt/CG1 .single_bit_orig_name system0/cg_clk_hfxt/CG1
set_db -quiet inst:MCU/system0/cg_clk_hfxt/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/system0/cg_clk_hfxt/CG1/ECK .original_name system0/cg_clk_hfxt/CG1/ECK
set_db -quiet module:MCU/ClkGate_8237 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8237 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8237 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8237 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/system0/cg_clk_lfxt/CG1 .original_name system0/cg_clk_lfxt/CG1
set_db -quiet inst:MCU/system0/cg_clk_lfxt/CG1 .single_bit_orig_name system0/cg_clk_lfxt/CG1
set_db -quiet inst:MCU/system0/cg_clk_lfxt/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/system0/cg_clk_lfxt/CG1/ECK .original_name system0/cg_clk_lfxt/CG1/ECK
set_db -quiet module:MCU/ClkGate_8234 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8234 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8234 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8234 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/system0/cg_smclk/CG1 .original_name system0/cg_smclk/CG1
set_db -quiet inst:MCU/system0/cg_smclk/CG1 .single_bit_orig_name system0/cg_smclk/CG1
set_db -quiet inst:MCU/system0/cg_smclk/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/system0/cg_smclk/CG1/ECK .original_name system0/cg_smclk/CG1/ECK
set_db -quiet module:MCU/ClkGate_8239 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8239 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8239 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8239 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/system0/cg_unlock/CG1 .original_name system0/cg_unlock/CG1
set_db -quiet inst:MCU/system0/cg_unlock/CG1 .single_bit_orig_name system0/cg_unlock/CG1
set_db -quiet inst:MCU/system0/cg_unlock/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/system0/cg_unlock/CG1/ECK .original_name system0/cg_unlock/CG1/ECK
set_db -quiet module:MCU/ClkGate_8240 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8240 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8240 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8240 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/system0/cg_wdt_clk/CG1 .original_name system0/cg_wdt_clk/CG1
set_db -quiet inst:MCU/system0/cg_wdt_clk/CG1 .single_bit_orig_name system0/cg_wdt_clk/CG1
set_db -quiet inst:MCU/system0/cg_wdt_clk/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/system0/cg_wdt_clk/CG1/ECK .original_name system0/cg_wdt_clk/CG1/ECK
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT8_SEL_WIDTH3_CLK_DEFAULT0_2719 .hdl_user_name ClockMuxGlitchFree
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT8_SEL_WIDTH3_CLK_DEFAULT0_2719 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT8_SEL_WIDTH3_CLK_DEFAULT0_2719 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT8_SEL_WIDTH3_CLK_DEFAULT0_2719 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].CG1} .original_name {{system0/mclk_div_mux/MuxGen[0].CG1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].CG1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[0].CG1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[0].CG1/ECK} .original_name {system0/mclk_div_mux/MuxGen[0].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].CG1} .original_name {{system0/mclk_div_mux/MuxGen[1].CG1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].CG1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[1].CG1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[1].CG1/ECK} .original_name {system0/mclk_div_mux/MuxGen[1].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].CG1} .original_name {{system0/mclk_div_mux/MuxGen[2].CG1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].CG1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[2].CG1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[2].CG1/ECK} .original_name {system0/mclk_div_mux/MuxGen[2].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].CG1} .original_name {{system0/mclk_div_mux/MuxGen[3].CG1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].CG1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[3].CG1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[3].CG1/ECK} .original_name {system0/mclk_div_mux/MuxGen[3].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].CG1} .original_name {{system0/mclk_div_mux/MuxGen[4].CG1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].CG1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[4].CG1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[4].CG1/ECK} .original_name {system0/mclk_div_mux/MuxGen[4].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].CG1} .original_name {{system0/mclk_div_mux/MuxGen[5].CG1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].CG1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[5].CG1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[5].CG1/ECK} .original_name {system0/mclk_div_mux/MuxGen[5].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].CG1} .original_name {{system0/mclk_div_mux/MuxGen[6].CG1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].CG1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[6].CG1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[6].CG1/ECK} .original_name {system0/mclk_div_mux/MuxGen[6].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].CG1} .original_name {{system0/mclk_div_mux/MuxGen[7].CG1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].CG1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[7].CG1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[7].CG1/ECK} .original_name {system0/mclk_div_mux/MuxGen[7].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .original_name {{system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q} .original_name {system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .original_name {{system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[6].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[2].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[4].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[5].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[7].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.DLYDFF0} .original_name {{system0/mclk_div_mux/MuxGen[3].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[3].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.DLYDFF0/QN} .original_name {system0/mclk_div_mux/MuxGen[3].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[3].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.DLYDFF0} .original_name {{system0/mclk_div_mux/MuxGen[1].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[1].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[1].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[1].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.DLYDFF0} .original_name {{system0/mclk_div_mux/MuxGen[2].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[2].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[2].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[2].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.DLYDFF0} .original_name {{system0/mclk_div_mux/MuxGen[4].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[4].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[4].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[4].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.DLYDFF0} .original_name {{system0/mclk_div_mux/MuxGen[7].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[7].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[7].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[7].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.DLYDFF0} .original_name {{system0/mclk_div_mux/MuxGen[6].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[6].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[6].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[6].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.DLYDFF0} .original_name {{system0/mclk_div_mux/MuxGen[5].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[5].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[5].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[5].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.DLYDFF0} .original_name {{system0/mclk_div_mux/MuxGen[0].DefaultSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_div_mux/MuxGen[0].DefaultSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_div_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q} .original_name {system0/mclk_div_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_2717 .hdl_user_name ClockMuxGlitchFree
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_2717 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_2717 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_2717 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].CG1} .original_name {{system0/mclk_mux/MuxGen[0].CG1}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].CG1} .single_bit_orig_name {system0/mclk_mux/MuxGen[0].CG1}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[0].CG1/ECK} .original_name {system0/mclk_mux/MuxGen[0].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].CG1} .original_name {{system0/mclk_mux/MuxGen[1].CG1}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].CG1} .single_bit_orig_name {system0/mclk_mux/MuxGen[1].CG1}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[1].CG1/ECK} .original_name {system0/mclk_mux/MuxGen[1].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].CG1} .original_name {{system0/mclk_mux/MuxGen[2].CG1}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].CG1} .single_bit_orig_name {system0/mclk_mux/MuxGen[2].CG1}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[2].CG1/ECK} .original_name {system0/mclk_mux/MuxGen[2].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].CG1} .original_name {{system0/mclk_mux/MuxGen[3].CG1}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].CG1} .single_bit_orig_name {system0/mclk_mux/MuxGen[3].CG1}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[3].CG1/ECK} .original_name {system0/mclk_mux/MuxGen[3].CG1/ECK}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .original_name {{system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q} .original_name {system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .original_name {{system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q} .original_name {system0/mclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_mux/MuxGen[3].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.DLYDFF0} .original_name {{system0/mclk_mux/MuxGen[2].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_mux/MuxGen[2].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_mux/MuxGen[2].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF1} .original_name {{system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF1/Q} .original_name {system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF0} .original_name {{system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF0/Q} .original_name {system0/mclk_mux/MuxGen[2].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.DLYDFF0} .original_name {{system0/mclk_mux/MuxGen[1].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_mux/MuxGen[1].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[1].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_mux/MuxGen[1].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.DLYDFF0} .original_name {{system0/mclk_mux/MuxGen[3].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_mux/MuxGen[3].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[3].OtherSlice.DLYDFF0/Q} .original_name {system0/mclk_mux/MuxGen[3].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .original_name {{system0/mclk_mux/MuxGen[0].DefaultSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .single_bit_orig_name {system0/mclk_mux/MuxGen[0].DefaultSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q} .original_name {system0/mclk_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT8_SEL_WIDTH3_CLK_DEFAULT0 .hdl_user_name ClockMuxGlitchFree
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT8_SEL_WIDTH3_CLK_DEFAULT0 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT8_SEL_WIDTH3_CLK_DEFAULT0 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT8_SEL_WIDTH3_CLK_DEFAULT0 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].CG1} .original_name {{system0/smclk_divider_mux/MuxGen[0].CG1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].CG1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[0].CG1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[0].CG1/ECK} .original_name {system0/smclk_divider_mux/MuxGen[0].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].CG1} .original_name {{system0/smclk_divider_mux/MuxGen[1].CG1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].CG1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[1].CG1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[1].CG1/ECK} .original_name {system0/smclk_divider_mux/MuxGen[1].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].CG1} .original_name {{system0/smclk_divider_mux/MuxGen[2].CG1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].CG1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[2].CG1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[2].CG1/ECK} .original_name {system0/smclk_divider_mux/MuxGen[2].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].CG1} .original_name {{system0/smclk_divider_mux/MuxGen[3].CG1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].CG1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[3].CG1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[3].CG1/ECK} .original_name {system0/smclk_divider_mux/MuxGen[3].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].CG1} .original_name {{system0/smclk_divider_mux/MuxGen[4].CG1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].CG1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[4].CG1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[4].CG1/ECK} .original_name {system0/smclk_divider_mux/MuxGen[4].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].CG1} .original_name {{system0/smclk_divider_mux/MuxGen[5].CG1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].CG1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[5].CG1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[5].CG1/ECK} .original_name {system0/smclk_divider_mux/MuxGen[5].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].CG1} .original_name {{system0/smclk_divider_mux/MuxGen[6].CG1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].CG1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[6].CG1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[6].CG1/ECK} .original_name {system0/smclk_divider_mux/MuxGen[6].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].CG1} .original_name {{system0/smclk_divider_mux/MuxGen[7].CG1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].CG1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[7].CG1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[7].CG1/ECK} .original_name {system0/smclk_divider_mux/MuxGen[7].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .original_name {{system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q} .original_name {system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[6].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[2].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[4].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[5].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[7].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.DLYDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[3].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[3].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.DLYDFF0/QN} .original_name {system0/smclk_divider_mux/MuxGen[3].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[3].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.DLYDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[1].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[1].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[1].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[1].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.DLYDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[2].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[2].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[2].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[2].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.DLYDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[4].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[4].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[4].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[4].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.DLYDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[7].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[7].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[7].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[7].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.DLYDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[6].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[6].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[6].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[6].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.DLYDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[5].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[5].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[5].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[5].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.DLYDFF0} .original_name {{system0/smclk_divider_mux/MuxGen[0].DefaultSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_divider_mux/MuxGen[0].DefaultSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q} .original_name {system0/smclk_divider_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0 .hdl_user_name ClockMuxGlitchFree
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].CG1} .original_name {{system0/smclk_mux/MuxGen[0].CG1}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].CG1} .single_bit_orig_name {system0/smclk_mux/MuxGen[0].CG1}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[0].CG1/ECK} .original_name {system0/smclk_mux/MuxGen[0].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].CG1} .original_name {{system0/smclk_mux/MuxGen[1].CG1}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].CG1} .single_bit_orig_name {system0/smclk_mux/MuxGen[1].CG1}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[1].CG1/ECK} .original_name {system0/smclk_mux/MuxGen[1].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].CG1} .original_name {{system0/smclk_mux/MuxGen[2].CG1}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].CG1} .single_bit_orig_name {system0/smclk_mux/MuxGen[2].CG1}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[2].CG1/ECK} .original_name {system0/smclk_mux/MuxGen[2].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].CG1} .original_name {{system0/smclk_mux/MuxGen[3].CG1}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].CG1} .single_bit_orig_name {system0/smclk_mux/MuxGen[3].CG1}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[3].CG1/ECK} .original_name {system0/smclk_mux/MuxGen[3].CG1/ECK}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .original_name {{system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q} .original_name {system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_mux/MuxGen[2].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .original_name {{system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q} .original_name {system0/smclk_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_mux/MuxGen[3].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.DLYDFF0} .original_name {{system0/smclk_mux/MuxGen[1].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_mux/MuxGen[1].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_mux/MuxGen[1].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .original_name {{system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .single_bit_orig_name {system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q} .original_name {system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .original_name {{system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .single_bit_orig_name {system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q} .original_name {system0/smclk_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.DLYDFF0} .original_name {{system0/smclk_mux/MuxGen[2].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_mux/MuxGen[2].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[2].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_mux/MuxGen[2].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.DLYDFF0} .original_name {{system0/smclk_mux/MuxGen[3].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_mux/MuxGen[3].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[3].OtherSlice.DLYDFF0/Q} .original_name {system0/smclk_mux/MuxGen[3].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .original_name {{system0/smclk_mux/MuxGen[0].DefaultSlice.DLYDFF0}}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .single_bit_orig_name {system0/smclk_mux/MuxGen[0].DefaultSlice.DLYDFF0}
set_db -quiet {inst:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q} .original_name {system0/smclk_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[5]} .original_name {{system0/SYS_CLK_CR[5]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[5]} .single_bit_orig_name {system0/SYS_CLK_CR[5]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[5]/Q} .original_name {system0/SYS_CLK_CR[5]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[3]} .original_name {{system0/SYS_IRQ_EN[3]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[3]} .single_bit_orig_name {system0/SYS_IRQ_EN[3]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[3]/Q} .original_name {system0/SYS_IRQ_EN[3]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[4]} .original_name {{system0/SYS_IRQ_EN[4]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[4]} .single_bit_orig_name {system0/SYS_IRQ_EN[4]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[4]/Q} .original_name {system0/SYS_IRQ_EN[4]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[5]} .original_name {{system0/SYS_IRQ_EN[5]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[5]} .single_bit_orig_name {system0/SYS_IRQ_EN[5]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[5]/Q} .original_name {system0/SYS_IRQ_EN[5]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[8]} .original_name {{system0/SYS_IRQ_EN[8]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[8]} .single_bit_orig_name {system0/SYS_IRQ_EN[8]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[8]/Q} .original_name {system0/SYS_IRQ_EN[8]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[9]} .original_name {{system0/SYS_IRQ_EN[9]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[9]} .single_bit_orig_name {system0/SYS_IRQ_EN[9]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[9]/Q} .original_name {system0/SYS_IRQ_EN[9]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[10]} .original_name {{system0/SYS_IRQ_EN[10]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[10]} .single_bit_orig_name {system0/SYS_IRQ_EN[10]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[10]/Q} .original_name {system0/SYS_IRQ_EN[10]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[11]} .original_name {{system0/SYS_IRQ_EN[11]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[11]} .single_bit_orig_name {system0/SYS_IRQ_EN[11]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[11]/Q} .original_name {system0/SYS_IRQ_EN[11]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[12]} .original_name {{system0/SYS_IRQ_EN[12]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[12]} .single_bit_orig_name {system0/SYS_IRQ_EN[12]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[12]/Q} .original_name {system0/SYS_IRQ_EN[12]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[13]} .original_name {{system0/SYS_IRQ_EN[13]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[13]} .single_bit_orig_name {system0/SYS_IRQ_EN[13]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[13]/Q} .original_name {system0/SYS_IRQ_EN[13]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[14]} .original_name {{system0/SYS_IRQ_EN[14]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[14]} .single_bit_orig_name {system0/SYS_IRQ_EN[14]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[14]/Q} .original_name {system0/SYS_IRQ_EN[14]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[15]} .original_name {{system0/SYS_IRQ_EN[15]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[15]} .single_bit_orig_name {system0/SYS_IRQ_EN[15]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[15]/Q} .original_name {system0/SYS_IRQ_EN[15]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[17]} .original_name {{system0/SYS_IRQ_EN[17]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[17]} .single_bit_orig_name {system0/SYS_IRQ_EN[17]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[17]/Q} .original_name {system0/SYS_IRQ_EN[17]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[18]} .original_name {{system0/SYS_IRQ_EN[18]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[18]} .single_bit_orig_name {system0/SYS_IRQ_EN[18]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[18]/Q} .original_name {system0/SYS_IRQ_EN[18]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[19]} .original_name {{system0/SYS_IRQ_EN[19]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[19]} .single_bit_orig_name {system0/SYS_IRQ_EN[19]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[19]/Q} .original_name {system0/SYS_IRQ_EN[19]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[20]} .original_name {{system0/SYS_IRQ_EN[20]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[20]} .single_bit_orig_name {system0/SYS_IRQ_EN[20]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[20]/Q} .original_name {system0/SYS_IRQ_EN[20]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[21]} .original_name {{system0/SYS_IRQ_EN[21]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[21]} .single_bit_orig_name {system0/SYS_IRQ_EN[21]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[21]/Q} .original_name {system0/SYS_IRQ_EN[21]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[22]} .original_name {{system0/SYS_IRQ_EN[22]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[22]} .single_bit_orig_name {system0/SYS_IRQ_EN[22]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[22]/Q} .original_name {system0/SYS_IRQ_EN[22]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[23]} .original_name {{system0/SYS_IRQ_EN[23]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[23]} .single_bit_orig_name {system0/SYS_IRQ_EN[23]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[23]/Q} .original_name {system0/SYS_IRQ_EN[23]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[24]} .original_name {{system0/SYS_IRQ_EN[24]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[24]} .single_bit_orig_name {system0/SYS_IRQ_EN[24]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[24]/Q} .original_name {system0/SYS_IRQ_EN[24]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[27]} .original_name {{system0/SYS_IRQ_EN[27]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[27]} .single_bit_orig_name {system0/SYS_IRQ_EN[27]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[27]/Q} .original_name {system0/SYS_IRQ_EN[27]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[28]} .original_name {{system0/SYS_IRQ_EN[28]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[28]} .single_bit_orig_name {system0/SYS_IRQ_EN[28]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[28]/Q} .original_name {system0/SYS_IRQ_EN[28]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[29]} .original_name {{system0/SYS_IRQ_EN[29]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[29]} .single_bit_orig_name {system0/SYS_IRQ_EN[29]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[29]/Q} .original_name {system0/SYS_IRQ_EN[29]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[30]} .original_name {{system0/SYS_IRQ_EN[30]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[30]} .single_bit_orig_name {system0/SYS_IRQ_EN[30]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[30]/Q} .original_name {system0/SYS_IRQ_EN[30]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[31]} .original_name {{system0/SYS_IRQ_EN[31]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[31]} .single_bit_orig_name {system0/SYS_IRQ_EN[31]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[31]/Q} .original_name {system0/SYS_IRQ_EN[31]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[35]} .original_name {{system0/SYS_IRQ_EN[35]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[35]} .single_bit_orig_name {system0/SYS_IRQ_EN[35]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[35]/Q} .original_name {system0/SYS_IRQ_EN[35]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[36]} .original_name {{system0/SYS_IRQ_EN[36]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[36]} .single_bit_orig_name {system0/SYS_IRQ_EN[36]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[36]/Q} .original_name {system0/SYS_IRQ_EN[36]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[37]} .original_name {{system0/SYS_IRQ_EN[37]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[37]} .single_bit_orig_name {system0/SYS_IRQ_EN[37]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[37]/Q} .original_name {system0/SYS_IRQ_EN[37]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[40]} .original_name {{system0/SYS_IRQ_EN[40]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[40]} .single_bit_orig_name {system0/SYS_IRQ_EN[40]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[40]/Q} .original_name {system0/SYS_IRQ_EN[40]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[41]} .original_name {{system0/SYS_IRQ_EN[41]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[41]} .single_bit_orig_name {system0/SYS_IRQ_EN[41]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[41]/Q} .original_name {system0/SYS_IRQ_EN[41]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[42]} .original_name {{system0/SYS_IRQ_EN[42]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[42]} .single_bit_orig_name {system0/SYS_IRQ_EN[42]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[42]/Q} .original_name {system0/SYS_IRQ_EN[42]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[43]} .original_name {{system0/SYS_IRQ_EN[43]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[43]} .single_bit_orig_name {system0/SYS_IRQ_EN[43]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[43]/Q} .original_name {system0/SYS_IRQ_EN[43]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[44]} .original_name {{system0/SYS_IRQ_EN[44]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[44]} .single_bit_orig_name {system0/SYS_IRQ_EN[44]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[44]/Q} .original_name {system0/SYS_IRQ_EN[44]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[45]} .original_name {{system0/SYS_IRQ_EN[45]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[45]} .single_bit_orig_name {system0/SYS_IRQ_EN[45]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[45]/Q} .original_name {system0/SYS_IRQ_EN[45]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[46]} .original_name {{system0/SYS_IRQ_EN[46]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[46]} .single_bit_orig_name {system0/SYS_IRQ_EN[46]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[46]/Q} .original_name {system0/SYS_IRQ_EN[46]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[47]} .original_name {{system0/SYS_IRQ_EN[47]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[47]} .single_bit_orig_name {system0/SYS_IRQ_EN[47]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[47]/Q} .original_name {system0/SYS_IRQ_EN[47]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[49]} .original_name {{system0/SYS_IRQ_EN[49]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[49]} .single_bit_orig_name {system0/SYS_IRQ_EN[49]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[49]/Q} .original_name {system0/SYS_IRQ_EN[49]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[50]} .original_name {{system0/SYS_IRQ_EN[50]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[50]} .single_bit_orig_name {system0/SYS_IRQ_EN[50]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[50]/Q} .original_name {system0/SYS_IRQ_EN[50]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[51]} .original_name {{system0/SYS_IRQ_EN[51]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[51]} .single_bit_orig_name {system0/SYS_IRQ_EN[51]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[51]/Q} .original_name {system0/SYS_IRQ_EN[51]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[52]} .original_name {{system0/SYS_IRQ_EN[52]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[52]} .single_bit_orig_name {system0/SYS_IRQ_EN[52]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[52]/Q} .original_name {system0/SYS_IRQ_EN[52]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[53]} .original_name {{system0/SYS_IRQ_EN[53]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[53]} .single_bit_orig_name {system0/SYS_IRQ_EN[53]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[53]/Q} .original_name {system0/SYS_IRQ_EN[53]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[54]} .original_name {{system0/SYS_IRQ_EN[54]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[54]} .single_bit_orig_name {system0/SYS_IRQ_EN[54]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[54]/Q} .original_name {system0/SYS_IRQ_EN[54]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[55]} .original_name {{system0/SYS_IRQ_EN[55]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[55]} .single_bit_orig_name {system0/SYS_IRQ_EN[55]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[55]/Q} .original_name {system0/SYS_IRQ_EN[55]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[56]} .original_name {{system0/SYS_IRQ_EN[56]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[56]} .single_bit_orig_name {system0/SYS_IRQ_EN[56]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[56]/Q} .original_name {system0/SYS_IRQ_EN[56]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[57]} .original_name {{system0/SYS_IRQ_EN[57]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[57]} .single_bit_orig_name {system0/SYS_IRQ_EN[57]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[57]/Q} .original_name {system0/SYS_IRQ_EN[57]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[58]} .original_name {{system0/SYS_IRQ_EN[58]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[58]} .single_bit_orig_name {system0/SYS_IRQ_EN[58]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[58]/Q} .original_name {system0/SYS_IRQ_EN[58]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[59]} .original_name {{system0/SYS_IRQ_EN[59]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[59]} .single_bit_orig_name {system0/SYS_IRQ_EN[59]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[59]/Q} .original_name {system0/SYS_IRQ_EN[59]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[60]} .original_name {{system0/SYS_IRQ_EN[60]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[60]} .single_bit_orig_name {system0/SYS_IRQ_EN[60]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[60]/Q} .original_name {system0/SYS_IRQ_EN[60]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[61]} .original_name {{system0/SYS_IRQ_EN[61]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[61]} .single_bit_orig_name {system0/SYS_IRQ_EN[61]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[61]/Q} .original_name {system0/SYS_IRQ_EN[61]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[62]} .original_name {{system0/SYS_IRQ_EN[62]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[62]} .single_bit_orig_name {system0/SYS_IRQ_EN[62]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[62]/Q} .original_name {system0/SYS_IRQ_EN[62]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[63]} .original_name {{system0/SYS_IRQ_EN[63]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[63]} .single_bit_orig_name {system0/SYS_IRQ_EN[63]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[63]/Q} .original_name {system0/SYS_IRQ_EN[63]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[67]} .original_name {{system0/SYS_IRQ_EN[67]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[67]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[67]} .single_bit_orig_name {system0/SYS_IRQ_EN[67]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[67]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[67]/Q} .original_name {system0/SYS_IRQ_EN[67]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[68]} .original_name {{system0/SYS_IRQ_EN[68]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[68]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[68]} .single_bit_orig_name {system0/SYS_IRQ_EN[68]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[68]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[68]/Q} .original_name {system0/SYS_IRQ_EN[68]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[69]} .original_name {{system0/SYS_IRQ_EN[69]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[69]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[69]} .single_bit_orig_name {system0/SYS_IRQ_EN[69]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[69]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[69]/Q} .original_name {system0/SYS_IRQ_EN[69]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[72]} .original_name {{system0/SYS_IRQ_EN[72]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[72]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[72]} .single_bit_orig_name {system0/SYS_IRQ_EN[72]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[72]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[72]/Q} .original_name {system0/SYS_IRQ_EN[72]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[73]} .original_name {{system0/SYS_IRQ_EN[73]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[73]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[73]} .single_bit_orig_name {system0/SYS_IRQ_EN[73]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[73]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[73]/Q} .original_name {system0/SYS_IRQ_EN[73]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[74]} .original_name {{system0/SYS_IRQ_EN[74]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[74]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[74]} .single_bit_orig_name {system0/SYS_IRQ_EN[74]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[74]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[74]/Q} .original_name {system0/SYS_IRQ_EN[74]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[75]} .original_name {{system0/SYS_IRQ_EN[75]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[75]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[75]} .single_bit_orig_name {system0/SYS_IRQ_EN[75]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[75]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[75]/Q} .original_name {system0/SYS_IRQ_EN[75]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[76]} .original_name {{system0/SYS_IRQ_EN[76]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[76]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[76]} .single_bit_orig_name {system0/SYS_IRQ_EN[76]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[76]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[76]/Q} .original_name {system0/SYS_IRQ_EN[76]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[77]} .original_name {{system0/SYS_IRQ_EN[77]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[77]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[77]} .single_bit_orig_name {system0/SYS_IRQ_EN[77]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[77]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[77]/Q} .original_name {system0/SYS_IRQ_EN[77]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[78]} .original_name {{system0/SYS_IRQ_EN[78]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[78]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[78]} .single_bit_orig_name {system0/SYS_IRQ_EN[78]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[78]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[78]/Q} .original_name {system0/SYS_IRQ_EN[78]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[79]} .original_name {{system0/SYS_IRQ_EN[79]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[79]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[79]} .single_bit_orig_name {system0/SYS_IRQ_EN[79]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[79]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[79]/Q} .original_name {system0/SYS_IRQ_EN[79]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[81]} .original_name {{system0/SYS_IRQ_EN[81]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[81]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[81]} .single_bit_orig_name {system0/SYS_IRQ_EN[81]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[81]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[81]/Q} .original_name {system0/SYS_IRQ_EN[81]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[82]} .original_name {{system0/SYS_IRQ_EN[82]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[82]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[82]} .single_bit_orig_name {system0/SYS_IRQ_EN[82]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[82]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[82]/Q} .original_name {system0/SYS_IRQ_EN[82]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[3]} .original_name {{system0/SYS_WDT_CR[3]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[3]} .single_bit_orig_name {system0/SYS_WDT_CR[3]}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_CR_reg[3]/Q} .original_name {system0/SYS_WDT_CR[3]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[4]} .original_name {{system0/SYS_WDT_CR[4]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[4]} .single_bit_orig_name {system0/SYS_WDT_CR[4]}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_CR_reg[4]/Q} .original_name {system0/SYS_WDT_CR[4]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[5]} .original_name {{system0/SYS_WDT_CR[5]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[5]} .single_bit_orig_name {system0/SYS_WDT_CR[5]}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_CR_reg[5]/Q} .original_name {system0/SYS_WDT_CR[5]/q}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[0]} .original_name {{system0/DCO0_BIAS[0]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[0]} .single_bit_orig_name {system0/DCO0_BIAS[0]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[0]/Q} .original_name {system0/DCO0_BIAS[0]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[0]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[1]} .original_name {{system0/DCO0_BIAS[1]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[1]} .single_bit_orig_name {system0/DCO0_BIAS[1]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[1]/Q} .original_name {system0/DCO0_BIAS[1]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[1]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[2]} .original_name {{system0/DCO0_BIAS[2]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[2]} .single_bit_orig_name {system0/DCO0_BIAS[2]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[2]/Q} .original_name {system0/DCO0_BIAS[2]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[2]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[3]} .original_name {{system0/DCO0_BIAS[3]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[3]} .single_bit_orig_name {system0/DCO0_BIAS[3]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[3]/Q} .original_name {system0/DCO0_BIAS[3]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[3]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[4]} .original_name {{system0/DCO0_BIAS[4]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[4]} .single_bit_orig_name {system0/DCO0_BIAS[4]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[4]/Q} .original_name {system0/DCO0_BIAS[4]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[4]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[5]} .original_name {{system0/DCO0_BIAS[5]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[5]} .single_bit_orig_name {system0/DCO0_BIAS[5]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[5]/Q} .original_name {system0/DCO0_BIAS[5]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[5]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[6]} .original_name {{system0/DCO0_BIAS[6]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[6]} .single_bit_orig_name {system0/DCO0_BIAS[6]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[6]/Q} .original_name {system0/DCO0_BIAS[6]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[6]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[7]} .original_name {{system0/DCO0_BIAS[7]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[7]} .single_bit_orig_name {system0/DCO0_BIAS[7]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[7]/Q} .original_name {system0/DCO0_BIAS[7]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[7]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[8]} .original_name {{system0/DCO0_BIAS[8]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[8]} .single_bit_orig_name {system0/DCO0_BIAS[8]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[8]/Q} .original_name {system0/DCO0_BIAS[8]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[8]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[9]} .original_name {{system0/DCO0_BIAS[9]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[9]} .single_bit_orig_name {system0/DCO0_BIAS[9]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[9]/Q} .original_name {system0/DCO0_BIAS[9]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[9]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[10]} .original_name {{system0/DCO0_BIAS[10]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[10]} .single_bit_orig_name {system0/DCO0_BIAS[10]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[10]/Q} .original_name {system0/DCO0_BIAS[10]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[10]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[11]} .original_name {{system0/DCO0_BIAS[11]}}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[11]} .single_bit_orig_name {system0/DCO0_BIAS[11]}
set_db -quiet {inst:MCU/system0/DCO0_BIAS_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[11]/Q} .original_name {system0/DCO0_BIAS[11]/q}
set_db -quiet {pin:MCU/system0/DCO0_BIAS_reg[11]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[0]} .original_name {{system0/DCO1_BIAS[0]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[0]} .single_bit_orig_name {system0/DCO1_BIAS[0]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[0]/Q} .original_name {system0/DCO1_BIAS[0]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[0]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[1]} .original_name {{system0/DCO1_BIAS[1]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[1]} .single_bit_orig_name {system0/DCO1_BIAS[1]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[1]/Q} .original_name {system0/DCO1_BIAS[1]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[1]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[2]} .original_name {{system0/DCO1_BIAS[2]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[2]} .single_bit_orig_name {system0/DCO1_BIAS[2]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[2]/Q} .original_name {system0/DCO1_BIAS[2]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[2]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[3]} .original_name {{system0/DCO1_BIAS[3]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[3]} .single_bit_orig_name {system0/DCO1_BIAS[3]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[3]/Q} .original_name {system0/DCO1_BIAS[3]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[3]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[4]} .original_name {{system0/DCO1_BIAS[4]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[4]} .single_bit_orig_name {system0/DCO1_BIAS[4]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[4]/Q} .original_name {system0/DCO1_BIAS[4]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[4]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[5]} .original_name {{system0/DCO1_BIAS[5]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[5]} .single_bit_orig_name {system0/DCO1_BIAS[5]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[5]/Q} .original_name {system0/DCO1_BIAS[5]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[5]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[6]} .original_name {{system0/DCO1_BIAS[6]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[6]} .single_bit_orig_name {system0/DCO1_BIAS[6]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[6]/Q} .original_name {system0/DCO1_BIAS[6]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[6]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[7]} .original_name {{system0/DCO1_BIAS[7]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[7]} .single_bit_orig_name {system0/DCO1_BIAS[7]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[7]/Q} .original_name {system0/DCO1_BIAS[7]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[7]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[8]} .original_name {{system0/DCO1_BIAS[8]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[8]} .single_bit_orig_name {system0/DCO1_BIAS[8]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[8]/Q} .original_name {system0/DCO1_BIAS[8]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[8]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[9]} .original_name {{system0/DCO1_BIAS[9]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[9]} .single_bit_orig_name {system0/DCO1_BIAS[9]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[9]/Q} .original_name {system0/DCO1_BIAS[9]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[9]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[10]} .original_name {{system0/DCO1_BIAS[10]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[10]} .single_bit_orig_name {system0/DCO1_BIAS[10]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[10]/Q} .original_name {system0/DCO1_BIAS[10]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[10]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[11]} .original_name {{system0/DCO1_BIAS[11]}}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[11]} .single_bit_orig_name {system0/DCO1_BIAS[11]}
set_db -quiet {inst:MCU/system0/DCO1_BIAS_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[11]/Q} .original_name {system0/DCO1_BIAS[11]/q}
set_db -quiet {pin:MCU/system0/DCO1_BIAS_reg[11]/Q} .dont_touch false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[4]} .original_name {{system0/SYS_CLK_CR[4]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[4]} .single_bit_orig_name {system0/SYS_CLK_CR[4]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[4]/Q} .original_name {system0/SYS_CLK_CR[4]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[8]} .original_name {{system0/SYS_CLK_CR[8]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[8]} .single_bit_orig_name {system0/SYS_CLK_CR[8]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[8]/Q} .original_name {system0/SYS_CLK_CR[8]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[3]} .original_name {{system0/SYS_CLK_DIV_CR[3]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[3]} .single_bit_orig_name {system0/SYS_CLK_DIV_CR[3]}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_DIV_CR_reg[3]/Q} .original_name {system0/SYS_CLK_DIV_CR[3]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[4]} .original_name {{system0/SYS_CLK_DIV_CR[4]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[4]} .single_bit_orig_name {system0/SYS_CLK_DIV_CR[4]}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_DIV_CR_reg[4]/Q} .original_name {system0/SYS_CLK_DIV_CR[4]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[5]} .original_name {{system0/SYS_CLK_DIV_CR[5]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[5]} .single_bit_orig_name {system0/SYS_CLK_DIV_CR[5]}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_DIV_CR_reg[5]/Q} .original_name {system0/SYS_CLK_DIV_CR[5]/q}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[1]} .original_name {{system0/SYS_CRC_DATA[1]}}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[1]} .single_bit_orig_name {system0/SYS_CRC_DATA[1]}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CRC_DATA_reg[1]/Q} .original_name {system0/SYS_CRC_DATA[1]/q}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[2]} .original_name {{system0/SYS_CRC_DATA[2]}}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[2]} .single_bit_orig_name {system0/SYS_CRC_DATA[2]}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CRC_DATA_reg[2]/Q} .original_name {system0/SYS_CRC_DATA[2]/q}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[6]} .original_name {{system0/SYS_CRC_DATA[6]}}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[6]} .single_bit_orig_name {system0/SYS_CRC_DATA[6]}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CRC_DATA_reg[6]/Q} .original_name {system0/SYS_CRC_DATA[6]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_CR_reg[0]} .original_name {{system0/SYS_IRQ_CR[0]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_CR_reg[0]} .single_bit_orig_name {system0/SYS_IRQ_CR[0]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_CR_reg[0]/Q} .original_name {system0/SYS_IRQ_CR[0]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_CR_reg[1]} .original_name {{system0/SYS_IRQ_CR[1]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_CR_reg[1]} .single_bit_orig_name {system0/SYS_IRQ_CR[1]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_CR_reg[1]/QN} .original_name {system0/SYS_IRQ_CR[1]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[25]} .original_name {{system0/SYS_IRQ_EN[25]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[25]} .single_bit_orig_name {system0/SYS_IRQ_EN[25]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[25]/Q} .original_name {system0/SYS_IRQ_EN[25]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[26]} .original_name {{system0/SYS_IRQ_EN[26]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[26]} .single_bit_orig_name {system0/SYS_IRQ_EN[26]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[26]/Q} .original_name {system0/SYS_IRQ_EN[26]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[0]} .original_name {{system0/SYS_WDT_CR[0]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[0]} .single_bit_orig_name {system0/SYS_WDT_CR[0]}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_CR_reg[0]/Q} .original_name {system0/SYS_WDT_CR[0]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[0]} .original_name {{system0/SYS_WDT_VAL[0]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[0]} .single_bit_orig_name {system0/SYS_WDT_VAL[0]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[0]/Q} .original_name {system0/SYS_WDT_VAL[0]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[1]} .original_name {{system0/SYS_WDT_VAL[1]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[1]} .single_bit_orig_name {system0/SYS_WDT_VAL[1]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[1]/Q} .original_name {system0/SYS_WDT_VAL[1]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[2]} .original_name {{system0/SYS_WDT_VAL[2]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[2]} .single_bit_orig_name {system0/SYS_WDT_VAL[2]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[2]/Q} .original_name {system0/SYS_WDT_VAL[2]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[3]} .original_name {{system0/SYS_WDT_VAL[3]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[3]} .single_bit_orig_name {system0/SYS_WDT_VAL[3]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[3]/Q} .original_name {system0/SYS_WDT_VAL[3]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[4]} .original_name {{system0/SYS_WDT_VAL[4]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[4]} .single_bit_orig_name {system0/SYS_WDT_VAL[4]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[4]/Q} .original_name {system0/SYS_WDT_VAL[4]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[5]} .original_name {{system0/SYS_WDT_VAL[5]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[5]} .single_bit_orig_name {system0/SYS_WDT_VAL[5]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[5]/Q} .original_name {system0/SYS_WDT_VAL[5]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[6]} .original_name {{system0/SYS_WDT_VAL[6]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[6]} .single_bit_orig_name {system0/SYS_WDT_VAL[6]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[6]/Q} .original_name {system0/SYS_WDT_VAL[6]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[7]} .original_name {{system0/SYS_WDT_VAL[7]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[7]} .single_bit_orig_name {system0/SYS_WDT_VAL[7]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[7]/Q} .original_name {system0/SYS_WDT_VAL[7]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[8]} .original_name {{system0/SYS_WDT_VAL[8]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[8]} .single_bit_orig_name {system0/SYS_WDT_VAL[8]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[8]/Q} .original_name {system0/SYS_WDT_VAL[8]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[9]} .original_name {{system0/SYS_WDT_VAL[9]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[9]} .single_bit_orig_name {system0/SYS_WDT_VAL[9]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[9]/Q} .original_name {system0/SYS_WDT_VAL[9]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[10]} .original_name {{system0/SYS_WDT_VAL[10]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[10]} .single_bit_orig_name {system0/SYS_WDT_VAL[10]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[10]/Q} .original_name {system0/SYS_WDT_VAL[10]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[11]} .original_name {{system0/SYS_WDT_VAL[11]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[11]} .single_bit_orig_name {system0/SYS_WDT_VAL[11]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[11]/Q} .original_name {system0/SYS_WDT_VAL[11]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[12]} .original_name {{system0/SYS_WDT_VAL[12]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[12]} .single_bit_orig_name {system0/SYS_WDT_VAL[12]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[12]/Q} .original_name {system0/SYS_WDT_VAL[12]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[13]} .original_name {{system0/SYS_WDT_VAL[13]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[13]} .single_bit_orig_name {system0/SYS_WDT_VAL[13]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[13]/Q} .original_name {system0/SYS_WDT_VAL[13]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[14]} .original_name {{system0/SYS_WDT_VAL[14]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[14]} .single_bit_orig_name {system0/SYS_WDT_VAL[14]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[14]/Q} .original_name {system0/SYS_WDT_VAL[14]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[15]} .original_name {{system0/SYS_WDT_VAL[15]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[15]} .single_bit_orig_name {system0/SYS_WDT_VAL[15]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[15]/Q} .original_name {system0/SYS_WDT_VAL[15]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[16]} .original_name {{system0/SYS_WDT_VAL[16]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[16]} .single_bit_orig_name {system0/SYS_WDT_VAL[16]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[16]/Q} .original_name {system0/SYS_WDT_VAL[16]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[17]} .original_name {{system0/SYS_WDT_VAL[17]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[17]} .single_bit_orig_name {system0/SYS_WDT_VAL[17]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[17]/Q} .original_name {system0/SYS_WDT_VAL[17]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[18]} .original_name {{system0/SYS_WDT_VAL[18]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[18]} .single_bit_orig_name {system0/SYS_WDT_VAL[18]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[18]/Q} .original_name {system0/SYS_WDT_VAL[18]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[19]} .original_name {{system0/SYS_WDT_VAL[19]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[19]} .single_bit_orig_name {system0/SYS_WDT_VAL[19]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[19]/Q} .original_name {system0/SYS_WDT_VAL[19]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[20]} .original_name {{system0/SYS_WDT_VAL[20]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[20]} .single_bit_orig_name {system0/SYS_WDT_VAL[20]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[20]/Q} .original_name {system0/SYS_WDT_VAL[20]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[21]} .original_name {{system0/SYS_WDT_VAL[21]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[21]} .single_bit_orig_name {system0/SYS_WDT_VAL[21]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[21]/Q} .original_name {system0/SYS_WDT_VAL[21]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[22]} .original_name {{system0/SYS_WDT_VAL[22]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[22]} .single_bit_orig_name {system0/SYS_WDT_VAL[22]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[22]/Q} .original_name {system0/SYS_WDT_VAL[22]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[23]} .original_name {{system0/SYS_WDT_VAL[23]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[23]} .single_bit_orig_name {system0/SYS_WDT_VAL[23]}
set_db -quiet {inst:MCU/system0/SYS_WDT_VAL_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_VAL_reg[23]/Q} .original_name {system0/SYS_WDT_VAL[23]/q}
set_db -quiet inst:MCU/system0/clr_wdt_reg .original_name system0/clr_wdt
set_db -quiet inst:MCU/system0/clr_wdt_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/system0/clr_wdt_reg .single_bit_orig_name system0/clr_wdt
set_db -quiet inst:MCU/system0/clr_wdt_reg .gint_phase_inversion false
set_db -quiet pin:MCU/system0/clr_wdt_reg/Q .original_name system0/clr_wdt/q
set_db -quiet {inst:MCU/system0/crc_prev_reg[8]} .original_name {{system0/crc_prev[8]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[8]} .single_bit_orig_name {system0/crc_prev[8]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[8]/Q} .original_name {system0/crc_prev[8]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[9]} .original_name {{system0/crc_prev[9]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[9]} .single_bit_orig_name {system0/crc_prev[9]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[9]/Q} .original_name {system0/crc_prev[9]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[10]} .original_name {{system0/crc_prev[10]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[10]} .single_bit_orig_name {system0/crc_prev[10]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[10]/Q} .original_name {system0/crc_prev[10]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[11]} .original_name {{system0/crc_prev[11]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[11]} .single_bit_orig_name {system0/crc_prev[11]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[11]/Q} .original_name {system0/crc_prev[11]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[12]} .original_name {{system0/crc_prev[12]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[12]} .single_bit_orig_name {system0/crc_prev[12]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[12]/Q} .original_name {system0/crc_prev[12]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[13]} .original_name {{system0/crc_prev[13]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[13]} .single_bit_orig_name {system0/crc_prev[13]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[13]/Q} .original_name {system0/crc_prev[13]/q}
set_db -quiet inst:MCU/system0/first_crc_flag_reg .original_name system0/first_crc_flag
set_db -quiet inst:MCU/system0/first_crc_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/system0/first_crc_flag_reg .single_bit_orig_name system0/first_crc_flag
set_db -quiet inst:MCU/system0/first_crc_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/system0/first_crc_flag_reg/Q .original_name system0/first_crc_flag/q
set_db -quiet {inst:MCU/system0/mclk_divider_reg[0]} .original_name {{system0/mclk_divider[0]}}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/mclk_divider_reg[0]} .single_bit_orig_name {system0/mclk_divider[0]}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_divider_reg[0]/Q} .original_name {system0/mclk_divider[0]/q}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[1]} .original_name {{system0/mclk_divider[1]}}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/mclk_divider_reg[1]} .single_bit_orig_name {system0/mclk_divider[1]}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_divider_reg[1]/Q} .original_name {system0/mclk_divider[1]/q}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[2]} .original_name {{system0/mclk_divider[2]}}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/mclk_divider_reg[2]} .single_bit_orig_name {system0/mclk_divider[2]}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_divider_reg[2]/Q} .original_name {system0/mclk_divider[2]/q}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[3]} .original_name {{system0/mclk_divider[3]}}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/mclk_divider_reg[3]} .single_bit_orig_name {system0/mclk_divider[3]}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_divider_reg[3]/Q} .original_name {system0/mclk_divider[3]/q}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[4]} .original_name {{system0/mclk_divider[4]}}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/mclk_divider_reg[4]} .single_bit_orig_name {system0/mclk_divider[4]}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_divider_reg[4]/Q} .original_name {system0/mclk_divider[4]/q}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[5]} .original_name {{system0/mclk_divider[5]}}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/mclk_divider_reg[5]} .single_bit_orig_name {system0/mclk_divider[5]}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_divider_reg[5]/Q} .original_name {system0/mclk_divider[5]/q}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[6]} .original_name {{system0/mclk_divider[6]}}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/mclk_divider_reg[6]} .single_bit_orig_name {system0/mclk_divider[6]}
set_db -quiet {inst:MCU/system0/mclk_divider_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/mclk_divider_reg[6]/Q} .original_name {system0/mclk_divider[6]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[0]} .original_name {{system0/read_data[0]}}
set_db -quiet {inst:MCU/system0/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[0]} .single_bit_orig_name {system0/read_data[0]}
set_db -quiet {inst:MCU/system0/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[0]/Q} .original_name {system0/read_data[0]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[1]} .original_name {{system0/read_data[1]}}
set_db -quiet {inst:MCU/system0/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[1]} .single_bit_orig_name {system0/read_data[1]}
set_db -quiet {inst:MCU/system0/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[1]/Q} .original_name {system0/read_data[1]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[2]} .original_name {{system0/read_data[2]}}
set_db -quiet {inst:MCU/system0/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[2]} .single_bit_orig_name {system0/read_data[2]}
set_db -quiet {inst:MCU/system0/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[2]/Q} .original_name {system0/read_data[2]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[6]} .original_name {{system0/read_data[6]}}
set_db -quiet {inst:MCU/system0/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[6]} .single_bit_orig_name {system0/read_data[6]}
set_db -quiet {inst:MCU/system0/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[6]/Q} .original_name {system0/read_data[6]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[7]} .original_name {{system0/read_data[7]}}
set_db -quiet {inst:MCU/system0/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[7]} .single_bit_orig_name {system0/read_data[7]}
set_db -quiet {inst:MCU/system0/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[7]/Q} .original_name {system0/read_data[7]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[16]} .original_name {{system0/read_data[16]}}
set_db -quiet {inst:MCU/system0/read_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[16]} .single_bit_orig_name {system0/read_data[16]}
set_db -quiet {inst:MCU/system0/read_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[16]/Q} .original_name {system0/read_data[16]/q}
set_db -quiet inst:MCU/system0/resetn_sys_reg .original_name system0/resetn_sys
set_db -quiet inst:MCU/system0/resetn_sys_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/system0/resetn_sys_reg .single_bit_orig_name system0/resetn_sys
set_db -quiet inst:MCU/system0/resetn_sys_reg .gint_phase_inversion false
set_db -quiet pin:MCU/system0/resetn_sys_reg/Q .original_name system0/resetn_sys/q
set_db -quiet {inst:MCU/system0/smclk_divider_reg[0]} .original_name {{system0/smclk_divider[0]}}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/smclk_divider_reg[0]} .single_bit_orig_name {system0/smclk_divider[0]}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_reg[0]/Q} .original_name {system0/smclk_divider[0]/q}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[1]} .original_name {{system0/smclk_divider[1]}}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/smclk_divider_reg[1]} .single_bit_orig_name {system0/smclk_divider[1]}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_reg[1]/Q} .original_name {system0/smclk_divider[1]/q}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[2]} .original_name {{system0/smclk_divider[2]}}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/smclk_divider_reg[2]} .single_bit_orig_name {system0/smclk_divider[2]}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_reg[2]/Q} .original_name {system0/smclk_divider[2]/q}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[3]} .original_name {{system0/smclk_divider[3]}}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/smclk_divider_reg[3]} .single_bit_orig_name {system0/smclk_divider[3]}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_reg[3]/Q} .original_name {system0/smclk_divider[3]/q}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[4]} .original_name {{system0/smclk_divider[4]}}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/smclk_divider_reg[4]} .single_bit_orig_name {system0/smclk_divider[4]}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_reg[4]/Q} .original_name {system0/smclk_divider[4]/q}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[5]} .original_name {{system0/smclk_divider[5]}}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/smclk_divider_reg[5]} .single_bit_orig_name {system0/smclk_divider[5]}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_reg[5]/Q} .original_name {system0/smclk_divider[5]/q}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[6]} .original_name {{system0/smclk_divider[6]}}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/smclk_divider_reg[6]} .single_bit_orig_name {system0/smclk_divider[6]}
set_db -quiet {inst:MCU/system0/smclk_divider_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/smclk_divider_reg[6]/Q} .original_name {system0/smclk_divider[6]/q}
set_db -quiet inst:MCU/system0/unlock_reg .original_name system0/unlock
set_db -quiet inst:MCU/system0/unlock_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/system0/unlock_reg .single_bit_orig_name system0/unlock
set_db -quiet inst:MCU/system0/unlock_reg .gint_phase_inversion false
set_db -quiet pin:MCU/system0/unlock_reg/Q .original_name system0/unlock/q
set_db -quiet {inst:MCU/system0/unlock_timer_reg[0]} .original_name {{system0/unlock_timer[0]}}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/unlock_timer_reg[0]} .single_bit_orig_name {system0/unlock_timer[0]}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/unlock_timer_reg[0]/Q} .original_name {system0/unlock_timer[0]/q}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[1]} .original_name {{system0/unlock_timer[1]}}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/unlock_timer_reg[1]} .single_bit_orig_name {system0/unlock_timer[1]}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/unlock_timer_reg[1]/Q} .original_name {system0/unlock_timer[1]/q}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[2]} .original_name {{system0/unlock_timer[2]}}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/unlock_timer_reg[2]} .single_bit_orig_name {system0/unlock_timer[2]}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/unlock_timer_reg[2]/Q} .original_name {system0/unlock_timer[2]/q}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[3]} .original_name {{system0/unlock_timer[3]}}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/unlock_timer_reg[3]} .single_bit_orig_name {system0/unlock_timer[3]}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/unlock_timer_reg[3]/Q} .original_name {system0/unlock_timer[3]/q}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[4]} .original_name {{system0/unlock_timer[4]}}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/unlock_timer_reg[4]} .single_bit_orig_name {system0/unlock_timer[4]}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/unlock_timer_reg[4]/Q} .original_name {system0/unlock_timer[4]/q}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[5]} .original_name {{system0/unlock_timer[5]}}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/unlock_timer_reg[5]} .single_bit_orig_name {system0/unlock_timer[5]}
set_db -quiet {inst:MCU/system0/unlock_timer_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/unlock_timer_reg[5]/Q} .original_name {system0/unlock_timer[5]/q}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[0]} .original_name {{system0/SYS_BLOCK_PWR[0]}}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[0]} .single_bit_orig_name {system0/SYS_BLOCK_PWR[0]}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_BLOCK_PWR_reg[0]/Q} .original_name {system0/SYS_BLOCK_PWR[0]/q}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[1]} .original_name {{system0/SYS_BLOCK_PWR[1]}}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[1]} .single_bit_orig_name {system0/SYS_BLOCK_PWR[1]}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_BLOCK_PWR_reg[1]/Q} .original_name {system0/SYS_BLOCK_PWR[1]/q}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[2]} .original_name {{system0/SYS_BLOCK_PWR[2]}}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[2]} .single_bit_orig_name {system0/SYS_BLOCK_PWR[2]}
set_db -quiet {inst:MCU/system0/SYS_BLOCK_PWR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_BLOCK_PWR_reg[2]/Q} .original_name {system0/SYS_BLOCK_PWR[2]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[0]} .original_name {{system0/SYS_CLK_CR[0]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[0]} .single_bit_orig_name {system0/SYS_CLK_CR[0]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[0]/Q} .original_name {system0/SYS_CLK_CR[0]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[1]} .original_name {{system0/SYS_CLK_CR[1]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[1]} .single_bit_orig_name {system0/SYS_CLK_CR[1]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[1]/Q} .original_name {system0/SYS_CLK_CR[1]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[2]} .original_name {{system0/SYS_CLK_CR[2]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[2]} .single_bit_orig_name {system0/SYS_CLK_CR[2]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[2]/Q} .original_name {system0/SYS_CLK_CR[2]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[3]} .original_name {{system0/SYS_CLK_CR[3]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[3]} .single_bit_orig_name {system0/SYS_CLK_CR[3]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[3]/Q} .original_name {system0/SYS_CLK_CR[3]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[6]} .original_name {{system0/SYS_CLK_CR[6]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[6]} .single_bit_orig_name {system0/SYS_CLK_CR[6]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[6]/Q} .original_name {system0/SYS_CLK_CR[6]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[7]} .original_name {{system0/SYS_CLK_CR[7]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[7]} .single_bit_orig_name {system0/SYS_CLK_CR[7]}
set_db -quiet {inst:MCU/system0/SYS_CLK_CR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_CR_reg[7]/Q} .original_name {system0/SYS_CLK_CR[7]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[0]} .original_name {{system0/SYS_CLK_DIV_CR[0]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[0]} .single_bit_orig_name {system0/SYS_CLK_DIV_CR[0]}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_DIV_CR_reg[0]/Q} .original_name {system0/SYS_CLK_DIV_CR[0]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[1]} .original_name {{system0/SYS_CLK_DIV_CR[1]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[1]} .single_bit_orig_name {system0/SYS_CLK_DIV_CR[1]}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_DIV_CR_reg[1]/Q} .original_name {system0/SYS_CLK_DIV_CR[1]/q}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[2]} .original_name {{system0/SYS_CLK_DIV_CR[2]}}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[2]} .single_bit_orig_name {system0/SYS_CLK_DIV_CR[2]}
set_db -quiet {inst:MCU/system0/SYS_CLK_DIV_CR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CLK_DIV_CR_reg[2]/Q} .original_name {system0/SYS_CLK_DIV_CR[2]/q}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[0]} .original_name {{system0/SYS_CRC_DATA[0]}}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[0]} .single_bit_orig_name {system0/SYS_CRC_DATA[0]}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CRC_DATA_reg[0]/Q} .original_name {system0/SYS_CRC_DATA[0]/q}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[3]} .original_name {{system0/SYS_CRC_DATA[3]}}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[3]} .single_bit_orig_name {system0/SYS_CRC_DATA[3]}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CRC_DATA_reg[3]/Q} .original_name {system0/SYS_CRC_DATA[3]/q}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[4]} .original_name {{system0/SYS_CRC_DATA[4]}}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[4]} .single_bit_orig_name {system0/SYS_CRC_DATA[4]}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CRC_DATA_reg[4]/Q} .original_name {system0/SYS_CRC_DATA[4]/q}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[5]} .original_name {{system0/SYS_CRC_DATA[5]}}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[5]} .single_bit_orig_name {system0/SYS_CRC_DATA[5]}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CRC_DATA_reg[5]/Q} .original_name {system0/SYS_CRC_DATA[5]/q}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[7]} .original_name {{system0/SYS_CRC_DATA[7]}}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[7]} .single_bit_orig_name {system0/SYS_CRC_DATA[7]}
set_db -quiet {inst:MCU/system0/SYS_CRC_DATA_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_CRC_DATA_reg[7]/Q} .original_name {system0/SYS_CRC_DATA[7]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[0]} .original_name {{system0/SYS_IRQ_EN[0]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[0]} .single_bit_orig_name {system0/SYS_IRQ_EN[0]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[0]/Q} .original_name {system0/SYS_IRQ_EN[0]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[1]} .original_name {{system0/SYS_IRQ_EN[1]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[1]} .single_bit_orig_name {system0/SYS_IRQ_EN[1]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[1]/Q} .original_name {system0/SYS_IRQ_EN[1]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[2]} .original_name {{system0/SYS_IRQ_EN[2]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[2]} .single_bit_orig_name {system0/SYS_IRQ_EN[2]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[2]/Q} .original_name {system0/SYS_IRQ_EN[2]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[6]} .original_name {{system0/SYS_IRQ_EN[6]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[6]} .single_bit_orig_name {system0/SYS_IRQ_EN[6]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[6]/Q} .original_name {system0/SYS_IRQ_EN[6]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[7]} .original_name {{system0/SYS_IRQ_EN[7]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[7]} .single_bit_orig_name {system0/SYS_IRQ_EN[7]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[7]/Q} .original_name {system0/SYS_IRQ_EN[7]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[16]} .original_name {{system0/SYS_IRQ_EN[16]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[16]} .single_bit_orig_name {system0/SYS_IRQ_EN[16]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[16]/Q} .original_name {system0/SYS_IRQ_EN[16]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[32]} .original_name {{system0/SYS_IRQ_EN[32]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[32]} .single_bit_orig_name {system0/SYS_IRQ_EN[32]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[32]/Q} .original_name {system0/SYS_IRQ_EN[32]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[33]} .original_name {{system0/SYS_IRQ_EN[33]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[33]} .single_bit_orig_name {system0/SYS_IRQ_EN[33]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[33]/Q} .original_name {system0/SYS_IRQ_EN[33]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[34]} .original_name {{system0/SYS_IRQ_EN[34]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[34]} .single_bit_orig_name {system0/SYS_IRQ_EN[34]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[34]/Q} .original_name {system0/SYS_IRQ_EN[34]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[38]} .original_name {{system0/SYS_IRQ_EN[38]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[38]} .single_bit_orig_name {system0/SYS_IRQ_EN[38]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[38]/Q} .original_name {system0/SYS_IRQ_EN[38]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[39]} .original_name {{system0/SYS_IRQ_EN[39]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[39]} .single_bit_orig_name {system0/SYS_IRQ_EN[39]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[39]/Q} .original_name {system0/SYS_IRQ_EN[39]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[48]} .original_name {{system0/SYS_IRQ_EN[48]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[48]} .single_bit_orig_name {system0/SYS_IRQ_EN[48]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[48]/Q} .original_name {system0/SYS_IRQ_EN[48]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[64]} .original_name {{system0/SYS_IRQ_EN[64]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[64]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[64]} .single_bit_orig_name {system0/SYS_IRQ_EN[64]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[64]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[64]/Q} .original_name {system0/SYS_IRQ_EN[64]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[65]} .original_name {{system0/SYS_IRQ_EN[65]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[65]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[65]} .single_bit_orig_name {system0/SYS_IRQ_EN[65]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[65]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[65]/Q} .original_name {system0/SYS_IRQ_EN[65]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[66]} .original_name {{system0/SYS_IRQ_EN[66]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[66]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[66]} .single_bit_orig_name {system0/SYS_IRQ_EN[66]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[66]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[66]/Q} .original_name {system0/SYS_IRQ_EN[66]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[70]} .original_name {{system0/SYS_IRQ_EN[70]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[70]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[70]} .single_bit_orig_name {system0/SYS_IRQ_EN[70]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[70]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[70]/Q} .original_name {system0/SYS_IRQ_EN[70]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[71]} .original_name {{system0/SYS_IRQ_EN[71]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[71]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[71]} .single_bit_orig_name {system0/SYS_IRQ_EN[71]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[71]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[71]/Q} .original_name {system0/SYS_IRQ_EN[71]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[80]} .original_name {{system0/SYS_IRQ_EN[80]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[80]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[80]} .single_bit_orig_name {system0/SYS_IRQ_EN[80]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_EN_reg[80]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_EN_reg[80]/Q} .original_name {system0/SYS_IRQ_EN[80]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[0]} .original_name {{system0/SYS_IRQ_PRI[0]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[0]} .single_bit_orig_name {system0/SYS_IRQ_PRI[0]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[0]/Q} .original_name {system0/SYS_IRQ_PRI[0]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[1]} .original_name {{system0/SYS_IRQ_PRI[1]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[1]} .single_bit_orig_name {system0/SYS_IRQ_PRI[1]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[1]/Q} .original_name {system0/SYS_IRQ_PRI[1]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[2]} .original_name {{system0/SYS_IRQ_PRI[2]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[2]} .single_bit_orig_name {system0/SYS_IRQ_PRI[2]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[2]/Q} .original_name {system0/SYS_IRQ_PRI[2]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[3]} .original_name {{system0/SYS_IRQ_PRI[3]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[3]} .single_bit_orig_name {system0/SYS_IRQ_PRI[3]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[3]/Q} .original_name {system0/SYS_IRQ_PRI[3]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[4]} .original_name {{system0/SYS_IRQ_PRI[4]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[4]} .single_bit_orig_name {system0/SYS_IRQ_PRI[4]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[4]/Q} .original_name {system0/SYS_IRQ_PRI[4]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[5]} .original_name {{system0/SYS_IRQ_PRI[5]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[5]} .single_bit_orig_name {system0/SYS_IRQ_PRI[5]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[5]/Q} .original_name {system0/SYS_IRQ_PRI[5]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[6]} .original_name {{system0/SYS_IRQ_PRI[6]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[6]} .single_bit_orig_name {system0/SYS_IRQ_PRI[6]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[6]/Q} .original_name {system0/SYS_IRQ_PRI[6]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[7]} .original_name {{system0/SYS_IRQ_PRI[7]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[7]} .single_bit_orig_name {system0/SYS_IRQ_PRI[7]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[7]/Q} .original_name {system0/SYS_IRQ_PRI[7]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[8]} .original_name {{system0/SYS_IRQ_PRI[8]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[8]} .single_bit_orig_name {system0/SYS_IRQ_PRI[8]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[8]/Q} .original_name {system0/SYS_IRQ_PRI[8]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[9]} .original_name {{system0/SYS_IRQ_PRI[9]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[9]} .single_bit_orig_name {system0/SYS_IRQ_PRI[9]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[9]/Q} .original_name {system0/SYS_IRQ_PRI[9]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[10]} .original_name {{system0/SYS_IRQ_PRI[10]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[10]} .single_bit_orig_name {system0/SYS_IRQ_PRI[10]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[10]/Q} .original_name {system0/SYS_IRQ_PRI[10]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[11]} .original_name {{system0/SYS_IRQ_PRI[11]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[11]} .single_bit_orig_name {system0/SYS_IRQ_PRI[11]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[11]/Q} .original_name {system0/SYS_IRQ_PRI[11]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[12]} .original_name {{system0/SYS_IRQ_PRI[12]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[12]} .single_bit_orig_name {system0/SYS_IRQ_PRI[12]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[12]/Q} .original_name {system0/SYS_IRQ_PRI[12]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[13]} .original_name {{system0/SYS_IRQ_PRI[13]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[13]} .single_bit_orig_name {system0/SYS_IRQ_PRI[13]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[13]/Q} .original_name {system0/SYS_IRQ_PRI[13]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[14]} .original_name {{system0/SYS_IRQ_PRI[14]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[14]} .single_bit_orig_name {system0/SYS_IRQ_PRI[14]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[14]/Q} .original_name {system0/SYS_IRQ_PRI[14]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[15]} .original_name {{system0/SYS_IRQ_PRI[15]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[15]} .single_bit_orig_name {system0/SYS_IRQ_PRI[15]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[15]/Q} .original_name {system0/SYS_IRQ_PRI[15]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[16]} .original_name {{system0/SYS_IRQ_PRI[16]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[16]} .single_bit_orig_name {system0/SYS_IRQ_PRI[16]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[16]/Q} .original_name {system0/SYS_IRQ_PRI[16]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[17]} .original_name {{system0/SYS_IRQ_PRI[17]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[17]} .single_bit_orig_name {system0/SYS_IRQ_PRI[17]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[17]/Q} .original_name {system0/SYS_IRQ_PRI[17]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[18]} .original_name {{system0/SYS_IRQ_PRI[18]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[18]} .single_bit_orig_name {system0/SYS_IRQ_PRI[18]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[18]/Q} .original_name {system0/SYS_IRQ_PRI[18]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[19]} .original_name {{system0/SYS_IRQ_PRI[19]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[19]} .single_bit_orig_name {system0/SYS_IRQ_PRI[19]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[19]/Q} .original_name {system0/SYS_IRQ_PRI[19]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[20]} .original_name {{system0/SYS_IRQ_PRI[20]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[20]} .single_bit_orig_name {system0/SYS_IRQ_PRI[20]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[20]/Q} .original_name {system0/SYS_IRQ_PRI[20]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[21]} .original_name {{system0/SYS_IRQ_PRI[21]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[21]} .single_bit_orig_name {system0/SYS_IRQ_PRI[21]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[21]/Q} .original_name {system0/SYS_IRQ_PRI[21]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[22]} .original_name {{system0/SYS_IRQ_PRI[22]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[22]} .single_bit_orig_name {system0/SYS_IRQ_PRI[22]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[22]/Q} .original_name {system0/SYS_IRQ_PRI[22]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[23]} .original_name {{system0/SYS_IRQ_PRI[23]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[23]} .single_bit_orig_name {system0/SYS_IRQ_PRI[23]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[23]/Q} .original_name {system0/SYS_IRQ_PRI[23]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[24]} .original_name {{system0/SYS_IRQ_PRI[24]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[24]} .single_bit_orig_name {system0/SYS_IRQ_PRI[24]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[24]/Q} .original_name {system0/SYS_IRQ_PRI[24]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[25]} .original_name {{system0/SYS_IRQ_PRI[25]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[25]} .single_bit_orig_name {system0/SYS_IRQ_PRI[25]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[25]/Q} .original_name {system0/SYS_IRQ_PRI[25]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[26]} .original_name {{system0/SYS_IRQ_PRI[26]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[26]} .single_bit_orig_name {system0/SYS_IRQ_PRI[26]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[26]/Q} .original_name {system0/SYS_IRQ_PRI[26]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[27]} .original_name {{system0/SYS_IRQ_PRI[27]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[27]} .single_bit_orig_name {system0/SYS_IRQ_PRI[27]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[27]/Q} .original_name {system0/SYS_IRQ_PRI[27]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[28]} .original_name {{system0/SYS_IRQ_PRI[28]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[28]} .single_bit_orig_name {system0/SYS_IRQ_PRI[28]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[28]/Q} .original_name {system0/SYS_IRQ_PRI[28]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[29]} .original_name {{system0/SYS_IRQ_PRI[29]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[29]} .single_bit_orig_name {system0/SYS_IRQ_PRI[29]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[29]/Q} .original_name {system0/SYS_IRQ_PRI[29]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[30]} .original_name {{system0/SYS_IRQ_PRI[30]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[30]} .single_bit_orig_name {system0/SYS_IRQ_PRI[30]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[30]/Q} .original_name {system0/SYS_IRQ_PRI[30]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[31]} .original_name {{system0/SYS_IRQ_PRI[31]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[31]} .single_bit_orig_name {system0/SYS_IRQ_PRI[31]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[31]/Q} .original_name {system0/SYS_IRQ_PRI[31]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[32]} .original_name {{system0/SYS_IRQ_PRI[32]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[32]} .single_bit_orig_name {system0/SYS_IRQ_PRI[32]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[32]/Q} .original_name {system0/SYS_IRQ_PRI[32]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[33]} .original_name {{system0/SYS_IRQ_PRI[33]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[33]} .single_bit_orig_name {system0/SYS_IRQ_PRI[33]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[33]/Q} .original_name {system0/SYS_IRQ_PRI[33]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[34]} .original_name {{system0/SYS_IRQ_PRI[34]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[34]} .single_bit_orig_name {system0/SYS_IRQ_PRI[34]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[34]/Q} .original_name {system0/SYS_IRQ_PRI[34]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[35]} .original_name {{system0/SYS_IRQ_PRI[35]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[35]} .single_bit_orig_name {system0/SYS_IRQ_PRI[35]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[35]/Q} .original_name {system0/SYS_IRQ_PRI[35]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[36]} .original_name {{system0/SYS_IRQ_PRI[36]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[36]} .single_bit_orig_name {system0/SYS_IRQ_PRI[36]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[36]/Q} .original_name {system0/SYS_IRQ_PRI[36]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[37]} .original_name {{system0/SYS_IRQ_PRI[37]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[37]} .single_bit_orig_name {system0/SYS_IRQ_PRI[37]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[37]/Q} .original_name {system0/SYS_IRQ_PRI[37]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[38]} .original_name {{system0/SYS_IRQ_PRI[38]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[38]} .single_bit_orig_name {system0/SYS_IRQ_PRI[38]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[38]/Q} .original_name {system0/SYS_IRQ_PRI[38]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[39]} .original_name {{system0/SYS_IRQ_PRI[39]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[39]} .single_bit_orig_name {system0/SYS_IRQ_PRI[39]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[39]/Q} .original_name {system0/SYS_IRQ_PRI[39]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[40]} .original_name {{system0/SYS_IRQ_PRI[40]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[40]} .single_bit_orig_name {system0/SYS_IRQ_PRI[40]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[40]/Q} .original_name {system0/SYS_IRQ_PRI[40]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[41]} .original_name {{system0/SYS_IRQ_PRI[41]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[41]} .single_bit_orig_name {system0/SYS_IRQ_PRI[41]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[41]/Q} .original_name {system0/SYS_IRQ_PRI[41]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[42]} .original_name {{system0/SYS_IRQ_PRI[42]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[42]} .single_bit_orig_name {system0/SYS_IRQ_PRI[42]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[42]/Q} .original_name {system0/SYS_IRQ_PRI[42]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[43]} .original_name {{system0/SYS_IRQ_PRI[43]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[43]} .single_bit_orig_name {system0/SYS_IRQ_PRI[43]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[43]/Q} .original_name {system0/SYS_IRQ_PRI[43]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[44]} .original_name {{system0/SYS_IRQ_PRI[44]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[44]} .single_bit_orig_name {system0/SYS_IRQ_PRI[44]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[44]/Q} .original_name {system0/SYS_IRQ_PRI[44]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[45]} .original_name {{system0/SYS_IRQ_PRI[45]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[45]} .single_bit_orig_name {system0/SYS_IRQ_PRI[45]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[45]/Q} .original_name {system0/SYS_IRQ_PRI[45]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[46]} .original_name {{system0/SYS_IRQ_PRI[46]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[46]} .single_bit_orig_name {system0/SYS_IRQ_PRI[46]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[46]/Q} .original_name {system0/SYS_IRQ_PRI[46]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[47]} .original_name {{system0/SYS_IRQ_PRI[47]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[47]} .single_bit_orig_name {system0/SYS_IRQ_PRI[47]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[47]/Q} .original_name {system0/SYS_IRQ_PRI[47]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[48]} .original_name {{system0/SYS_IRQ_PRI[48]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[48]} .single_bit_orig_name {system0/SYS_IRQ_PRI[48]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[48]/Q} .original_name {system0/SYS_IRQ_PRI[48]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[49]} .original_name {{system0/SYS_IRQ_PRI[49]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[49]} .single_bit_orig_name {system0/SYS_IRQ_PRI[49]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[49]/Q} .original_name {system0/SYS_IRQ_PRI[49]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[50]} .original_name {{system0/SYS_IRQ_PRI[50]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[50]} .single_bit_orig_name {system0/SYS_IRQ_PRI[50]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[50]/Q} .original_name {system0/SYS_IRQ_PRI[50]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[51]} .original_name {{system0/SYS_IRQ_PRI[51]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[51]} .single_bit_orig_name {system0/SYS_IRQ_PRI[51]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[51]/Q} .original_name {system0/SYS_IRQ_PRI[51]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[52]} .original_name {{system0/SYS_IRQ_PRI[52]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[52]} .single_bit_orig_name {system0/SYS_IRQ_PRI[52]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[52]/Q} .original_name {system0/SYS_IRQ_PRI[52]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[53]} .original_name {{system0/SYS_IRQ_PRI[53]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[53]} .single_bit_orig_name {system0/SYS_IRQ_PRI[53]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[53]/Q} .original_name {system0/SYS_IRQ_PRI[53]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[54]} .original_name {{system0/SYS_IRQ_PRI[54]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[54]} .single_bit_orig_name {system0/SYS_IRQ_PRI[54]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[54]/Q} .original_name {system0/SYS_IRQ_PRI[54]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[55]} .original_name {{system0/SYS_IRQ_PRI[55]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[55]} .single_bit_orig_name {system0/SYS_IRQ_PRI[55]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[55]/Q} .original_name {system0/SYS_IRQ_PRI[55]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[56]} .original_name {{system0/SYS_IRQ_PRI[56]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[56]} .single_bit_orig_name {system0/SYS_IRQ_PRI[56]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[56]/Q} .original_name {system0/SYS_IRQ_PRI[56]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[57]} .original_name {{system0/SYS_IRQ_PRI[57]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[57]} .single_bit_orig_name {system0/SYS_IRQ_PRI[57]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[57]/Q} .original_name {system0/SYS_IRQ_PRI[57]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[58]} .original_name {{system0/SYS_IRQ_PRI[58]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[58]} .single_bit_orig_name {system0/SYS_IRQ_PRI[58]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[58]/Q} .original_name {system0/SYS_IRQ_PRI[58]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[59]} .original_name {{system0/SYS_IRQ_PRI[59]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[59]} .single_bit_orig_name {system0/SYS_IRQ_PRI[59]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[59]/Q} .original_name {system0/SYS_IRQ_PRI[59]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[60]} .original_name {{system0/SYS_IRQ_PRI[60]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[60]} .single_bit_orig_name {system0/SYS_IRQ_PRI[60]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[60]/Q} .original_name {system0/SYS_IRQ_PRI[60]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[61]} .original_name {{system0/SYS_IRQ_PRI[61]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[61]} .single_bit_orig_name {system0/SYS_IRQ_PRI[61]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[61]/Q} .original_name {system0/SYS_IRQ_PRI[61]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[62]} .original_name {{system0/SYS_IRQ_PRI[62]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[62]} .single_bit_orig_name {system0/SYS_IRQ_PRI[62]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[62]/Q} .original_name {system0/SYS_IRQ_PRI[62]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[63]} .original_name {{system0/SYS_IRQ_PRI[63]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[63]} .single_bit_orig_name {system0/SYS_IRQ_PRI[63]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[63]/Q} .original_name {system0/SYS_IRQ_PRI[63]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[64]} .original_name {{system0/SYS_IRQ_PRI[64]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[64]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[64]} .single_bit_orig_name {system0/SYS_IRQ_PRI[64]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[64]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[64]/Q} .original_name {system0/SYS_IRQ_PRI[64]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[65]} .original_name {{system0/SYS_IRQ_PRI[65]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[65]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[65]} .single_bit_orig_name {system0/SYS_IRQ_PRI[65]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[65]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[65]/Q} .original_name {system0/SYS_IRQ_PRI[65]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[66]} .original_name {{system0/SYS_IRQ_PRI[66]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[66]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[66]} .single_bit_orig_name {system0/SYS_IRQ_PRI[66]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[66]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[66]/Q} .original_name {system0/SYS_IRQ_PRI[66]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[67]} .original_name {{system0/SYS_IRQ_PRI[67]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[67]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[67]} .single_bit_orig_name {system0/SYS_IRQ_PRI[67]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[67]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[67]/Q} .original_name {system0/SYS_IRQ_PRI[67]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[68]} .original_name {{system0/SYS_IRQ_PRI[68]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[68]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[68]} .single_bit_orig_name {system0/SYS_IRQ_PRI[68]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[68]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[68]/Q} .original_name {system0/SYS_IRQ_PRI[68]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[69]} .original_name {{system0/SYS_IRQ_PRI[69]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[69]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[69]} .single_bit_orig_name {system0/SYS_IRQ_PRI[69]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[69]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[69]/Q} .original_name {system0/SYS_IRQ_PRI[69]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[70]} .original_name {{system0/SYS_IRQ_PRI[70]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[70]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[70]} .single_bit_orig_name {system0/SYS_IRQ_PRI[70]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[70]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[70]/Q} .original_name {system0/SYS_IRQ_PRI[70]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[71]} .original_name {{system0/SYS_IRQ_PRI[71]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[71]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[71]} .single_bit_orig_name {system0/SYS_IRQ_PRI[71]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[71]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[71]/Q} .original_name {system0/SYS_IRQ_PRI[71]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[72]} .original_name {{system0/SYS_IRQ_PRI[72]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[72]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[72]} .single_bit_orig_name {system0/SYS_IRQ_PRI[72]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[72]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[72]/Q} .original_name {system0/SYS_IRQ_PRI[72]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[73]} .original_name {{system0/SYS_IRQ_PRI[73]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[73]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[73]} .single_bit_orig_name {system0/SYS_IRQ_PRI[73]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[73]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[73]/Q} .original_name {system0/SYS_IRQ_PRI[73]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[74]} .original_name {{system0/SYS_IRQ_PRI[74]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[74]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[74]} .single_bit_orig_name {system0/SYS_IRQ_PRI[74]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[74]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[74]/Q} .original_name {system0/SYS_IRQ_PRI[74]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[75]} .original_name {{system0/SYS_IRQ_PRI[75]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[75]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[75]} .single_bit_orig_name {system0/SYS_IRQ_PRI[75]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[75]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[75]/Q} .original_name {system0/SYS_IRQ_PRI[75]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[76]} .original_name {{system0/SYS_IRQ_PRI[76]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[76]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[76]} .single_bit_orig_name {system0/SYS_IRQ_PRI[76]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[76]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[76]/Q} .original_name {system0/SYS_IRQ_PRI[76]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[77]} .original_name {{system0/SYS_IRQ_PRI[77]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[77]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[77]} .single_bit_orig_name {system0/SYS_IRQ_PRI[77]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[77]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[77]/Q} .original_name {system0/SYS_IRQ_PRI[77]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[78]} .original_name {{system0/SYS_IRQ_PRI[78]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[78]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[78]} .single_bit_orig_name {system0/SYS_IRQ_PRI[78]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[78]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[78]/Q} .original_name {system0/SYS_IRQ_PRI[78]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[79]} .original_name {{system0/SYS_IRQ_PRI[79]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[79]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[79]} .single_bit_orig_name {system0/SYS_IRQ_PRI[79]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[79]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[79]/Q} .original_name {system0/SYS_IRQ_PRI[79]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[80]} .original_name {{system0/SYS_IRQ_PRI[80]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[80]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[80]} .single_bit_orig_name {system0/SYS_IRQ_PRI[80]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[80]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[80]/Q} .original_name {system0/SYS_IRQ_PRI[80]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[81]} .original_name {{system0/SYS_IRQ_PRI[81]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[81]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[81]} .single_bit_orig_name {system0/SYS_IRQ_PRI[81]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[81]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[81]/Q} .original_name {system0/SYS_IRQ_PRI[81]/q}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[82]} .original_name {{system0/SYS_IRQ_PRI[82]}}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[82]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[82]} .single_bit_orig_name {system0/SYS_IRQ_PRI[82]}
set_db -quiet {inst:MCU/system0/SYS_IRQ_PRI_reg[82]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_IRQ_PRI_reg[82]/Q} .original_name {system0/SYS_IRQ_PRI[82]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[1]} .original_name {{system0/SYS_WDT_CR[1]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[1]} .single_bit_orig_name {system0/SYS_WDT_CR[1]}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_CR_reg[1]/Q} .original_name {system0/SYS_WDT_CR[1]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[2]} .original_name {{system0/SYS_WDT_CR[2]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[2]} .single_bit_orig_name {system0/SYS_WDT_CR[2]}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_CR_reg[2]/Q} .original_name {system0/SYS_WDT_CR[2]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[6]} .original_name {{system0/SYS_WDT_CR[6]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[6]} .single_bit_orig_name {system0/SYS_WDT_CR[6]}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_CR_reg[6]/Q} .original_name {system0/SYS_WDT_CR[6]/q}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[7]} .original_name {{system0/SYS_WDT_CR[7]}}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[7]} .single_bit_orig_name {system0/SYS_WDT_CR[7]}
set_db -quiet {inst:MCU/system0/SYS_WDT_CR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/SYS_WDT_CR_reg[7]/Q} .original_name {system0/SYS_WDT_CR[7]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[0]} .original_name {{system0/crc_prev[0]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[0]} .single_bit_orig_name {system0/crc_prev[0]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[0]/Q} .original_name {system0/crc_prev[0]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[1]} .original_name {{system0/crc_prev[1]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[1]} .single_bit_orig_name {system0/crc_prev[1]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[1]/Q} .original_name {system0/crc_prev[1]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[2]} .original_name {{system0/crc_prev[2]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[2]} .single_bit_orig_name {system0/crc_prev[2]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[2]/Q} .original_name {system0/crc_prev[2]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[3]} .original_name {{system0/crc_prev[3]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[3]} .single_bit_orig_name {system0/crc_prev[3]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[3]/Q} .original_name {system0/crc_prev[3]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[4]} .original_name {{system0/crc_prev[4]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[4]} .single_bit_orig_name {system0/crc_prev[4]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[4]/Q} .original_name {system0/crc_prev[4]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[5]} .original_name {{system0/crc_prev[5]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[5]} .single_bit_orig_name {system0/crc_prev[5]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[5]/Q} .original_name {system0/crc_prev[5]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[6]} .original_name {{system0/crc_prev[6]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[6]} .single_bit_orig_name {system0/crc_prev[6]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[6]/Q} .original_name {system0/crc_prev[6]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[7]} .original_name {{system0/crc_prev[7]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[7]} .single_bit_orig_name {system0/crc_prev[7]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[7]/Q} .original_name {system0/crc_prev[7]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[14]} .original_name {{system0/crc_prev[14]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[14]} .single_bit_orig_name {system0/crc_prev[14]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[14]/Q} .original_name {system0/crc_prev[14]/q}
set_db -quiet {inst:MCU/system0/crc_prev_reg[15]} .original_name {{system0/crc_prev[15]}}
set_db -quiet {inst:MCU/system0/crc_prev_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/crc_prev_reg[15]} .single_bit_orig_name {system0/crc_prev[15]}
set_db -quiet {inst:MCU/system0/crc_prev_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/crc_prev_reg[15]/Q} .original_name {system0/crc_prev[15]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[3]} .original_name {{system0/read_data[3]}}
set_db -quiet {inst:MCU/system0/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[3]} .single_bit_orig_name {system0/read_data[3]}
set_db -quiet {inst:MCU/system0/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[3]/Q} .original_name {system0/read_data[3]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[4]} .original_name {{system0/read_data[4]}}
set_db -quiet {inst:MCU/system0/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[4]} .single_bit_orig_name {system0/read_data[4]}
set_db -quiet {inst:MCU/system0/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[4]/Q} .original_name {system0/read_data[4]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[5]} .original_name {{system0/read_data[5]}}
set_db -quiet {inst:MCU/system0/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[5]} .single_bit_orig_name {system0/read_data[5]}
set_db -quiet {inst:MCU/system0/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[5]/Q} .original_name {system0/read_data[5]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[8]} .original_name {{system0/read_data[8]}}
set_db -quiet {inst:MCU/system0/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[8]} .single_bit_orig_name {system0/read_data[8]}
set_db -quiet {inst:MCU/system0/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[8]/Q} .original_name {system0/read_data[8]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[9]} .original_name {{system0/read_data[9]}}
set_db -quiet {inst:MCU/system0/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[9]} .single_bit_orig_name {system0/read_data[9]}
set_db -quiet {inst:MCU/system0/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[9]/Q} .original_name {system0/read_data[9]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[10]} .original_name {{system0/read_data[10]}}
set_db -quiet {inst:MCU/system0/read_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[10]} .single_bit_orig_name {system0/read_data[10]}
set_db -quiet {inst:MCU/system0/read_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[10]/Q} .original_name {system0/read_data[10]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[11]} .original_name {{system0/read_data[11]}}
set_db -quiet {inst:MCU/system0/read_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[11]} .single_bit_orig_name {system0/read_data[11]}
set_db -quiet {inst:MCU/system0/read_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[11]/Q} .original_name {system0/read_data[11]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[12]} .original_name {{system0/read_data[12]}}
set_db -quiet {inst:MCU/system0/read_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[12]} .single_bit_orig_name {system0/read_data[12]}
set_db -quiet {inst:MCU/system0/read_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[12]/Q} .original_name {system0/read_data[12]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[13]} .original_name {{system0/read_data[13]}}
set_db -quiet {inst:MCU/system0/read_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[13]} .single_bit_orig_name {system0/read_data[13]}
set_db -quiet {inst:MCU/system0/read_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[13]/Q} .original_name {system0/read_data[13]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[14]} .original_name {{system0/read_data[14]}}
set_db -quiet {inst:MCU/system0/read_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[14]} .single_bit_orig_name {system0/read_data[14]}
set_db -quiet {inst:MCU/system0/read_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[14]/Q} .original_name {system0/read_data[14]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[15]} .original_name {{system0/read_data[15]}}
set_db -quiet {inst:MCU/system0/read_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[15]} .single_bit_orig_name {system0/read_data[15]}
set_db -quiet {inst:MCU/system0/read_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[15]/Q} .original_name {system0/read_data[15]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[17]} .original_name {{system0/read_data[17]}}
set_db -quiet {inst:MCU/system0/read_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[17]} .single_bit_orig_name {system0/read_data[17]}
set_db -quiet {inst:MCU/system0/read_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[17]/Q} .original_name {system0/read_data[17]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[18]} .original_name {{system0/read_data[18]}}
set_db -quiet {inst:MCU/system0/read_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[18]} .single_bit_orig_name {system0/read_data[18]}
set_db -quiet {inst:MCU/system0/read_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[18]/Q} .original_name {system0/read_data[18]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[19]} .original_name {{system0/read_data[19]}}
set_db -quiet {inst:MCU/system0/read_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[19]} .single_bit_orig_name {system0/read_data[19]}
set_db -quiet {inst:MCU/system0/read_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[19]/Q} .original_name {system0/read_data[19]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[20]} .original_name {{system0/read_data[20]}}
set_db -quiet {inst:MCU/system0/read_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[20]} .single_bit_orig_name {system0/read_data[20]}
set_db -quiet {inst:MCU/system0/read_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[20]/Q} .original_name {system0/read_data[20]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[21]} .original_name {{system0/read_data[21]}}
set_db -quiet {inst:MCU/system0/read_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[21]} .single_bit_orig_name {system0/read_data[21]}
set_db -quiet {inst:MCU/system0/read_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[21]/Q} .original_name {system0/read_data[21]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[22]} .original_name {{system0/read_data[22]}}
set_db -quiet {inst:MCU/system0/read_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[22]} .single_bit_orig_name {system0/read_data[22]}
set_db -quiet {inst:MCU/system0/read_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[22]/Q} .original_name {system0/read_data[22]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[23]} .original_name {{system0/read_data[23]}}
set_db -quiet {inst:MCU/system0/read_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[23]} .single_bit_orig_name {system0/read_data[23]}
set_db -quiet {inst:MCU/system0/read_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[23]/Q} .original_name {system0/read_data[23]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[24]} .original_name {{system0/read_data[24]}}
set_db -quiet {inst:MCU/system0/read_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[24]} .single_bit_orig_name {system0/read_data[24]}
set_db -quiet {inst:MCU/system0/read_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[24]/Q} .original_name {system0/read_data[24]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[25]} .original_name {{system0/read_data[25]}}
set_db -quiet {inst:MCU/system0/read_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[25]} .single_bit_orig_name {system0/read_data[25]}
set_db -quiet {inst:MCU/system0/read_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[25]/Q} .original_name {system0/read_data[25]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[26]} .original_name {{system0/read_data[26]}}
set_db -quiet {inst:MCU/system0/read_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[26]} .single_bit_orig_name {system0/read_data[26]}
set_db -quiet {inst:MCU/system0/read_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[26]/Q} .original_name {system0/read_data[26]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[27]} .original_name {{system0/read_data[27]}}
set_db -quiet {inst:MCU/system0/read_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[27]} .single_bit_orig_name {system0/read_data[27]}
set_db -quiet {inst:MCU/system0/read_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[27]/Q} .original_name {system0/read_data[27]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[28]} .original_name {{system0/read_data[28]}}
set_db -quiet {inst:MCU/system0/read_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[28]} .single_bit_orig_name {system0/read_data[28]}
set_db -quiet {inst:MCU/system0/read_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[28]/Q} .original_name {system0/read_data[28]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[29]} .original_name {{system0/read_data[29]}}
set_db -quiet {inst:MCU/system0/read_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[29]} .single_bit_orig_name {system0/read_data[29]}
set_db -quiet {inst:MCU/system0/read_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[29]/Q} .original_name {system0/read_data[29]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[30]} .original_name {{system0/read_data[30]}}
set_db -quiet {inst:MCU/system0/read_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[30]} .single_bit_orig_name {system0/read_data[30]}
set_db -quiet {inst:MCU/system0/read_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[30]/Q} .original_name {system0/read_data[30]/q}
set_db -quiet {inst:MCU/system0/read_data_reg[31]} .original_name {{system0/read_data[31]}}
set_db -quiet {inst:MCU/system0/read_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/system0/read_data_reg[31]} .single_bit_orig_name {system0/read_data[31]}
set_db -quiet {inst:MCU/system0/read_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/system0/read_data_reg[31]/Q} .original_name {system0/read_data[31]/q}
set_db -quiet inst:MCU/system0/resetn_sync_reg .original_name system0/resetn_sync
set_db -quiet inst:MCU/system0/resetn_sync_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/system0/resetn_sync_reg .single_bit_orig_name system0/resetn_sync
set_db -quiet inst:MCU/system0/resetn_sync_reg .gint_phase_inversion false
set_db -quiet pin:MCU/system0/resetn_sync_reg/Q .original_name system0/resetn_sync/q
set_db -quiet module:MCU/TIMER .hdl_user_name TIMER
set_db -quiet module:MCU/TIMER .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/TIMER.vhd} {../hdl} {}}}
set_db -quiet module:MCU/TIMER .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/TIMER .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_237 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_237 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_237 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_237 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST245/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST245/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_238 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_238 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_238 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_238 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST246/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST246/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_239 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_239 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_239 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_239 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST247/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST247/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_240 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_240 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_240 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_240 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST248/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST248/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_241 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_241 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_241 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_241 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST249/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST249/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_242 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_242 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_242 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_242 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST250/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST250/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_243 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_243 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_243 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_243 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST251/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST251/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_244 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_244 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_244 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_244 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST252/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST252/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_245 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_245 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_245 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_245 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST253/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST253/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_246 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_246 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_246 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_246 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST254/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST254/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_247 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_247 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_247 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_247 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST255/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST255/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_248 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_248 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_248 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_248 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST256/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST256/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_249 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_249 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_249 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_249 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST257/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST257/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_250 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_250 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_250 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_250 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST258/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST258/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_251 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_251 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_251 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_251 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST259/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST259/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_252 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_252 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_252 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_252 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST260/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST260/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_253 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_253 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_253 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_253 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST261/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST261/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_254 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_254 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_254 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_254 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST262/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST262/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_255 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_255 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_255 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_255 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST263/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST263/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_256 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_256 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_256 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_256 .boundary_opto strict_no
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST264/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer0/RC_CG_HIER_INST264/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_3_2718 .hdl_user_name ClockMuxGlitchFree
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_3_2718 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_3_2718 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_3_2718 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].CG1} .original_name {{timer0/clk_mux/MuxGen[0].CG1}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].CG1} .single_bit_orig_name {timer0/clk_mux/MuxGen[0].CG1}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[0].CG1/ECK} .original_name {timer0/clk_mux/MuxGen[0].CG1/ECK}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].CG1} .original_name {{timer0/clk_mux/MuxGen[1].CG1}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].CG1} .single_bit_orig_name {timer0/clk_mux/MuxGen[1].CG1}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[1].CG1/ECK} .original_name {timer0/clk_mux/MuxGen[1].CG1/ECK}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[2].CG1} .original_name {{timer0/clk_mux/MuxGen[2].CG1}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[2].CG1} .single_bit_orig_name {timer0/clk_mux/MuxGen[2].CG1}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[2].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[2].CG1/ECK} .original_name {timer0/clk_mux/MuxGen[2].CG1/ECK}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[3].CG1} .original_name {{timer0/clk_mux/MuxGen[3].CG1}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[3].CG1} .single_bit_orig_name {timer0/clk_mux/MuxGen[3].CG1}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[3].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[3].CG1/ECK} .original_name {timer0/clk_mux/MuxGen[3].CG1/ECK}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .original_name {{timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .single_bit_orig_name {timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q} .original_name {timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .original_name {{timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .single_bit_orig_name {timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q} .original_name {timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.DLYDFF0} .original_name {{timer0/clk_mux/MuxGen[1].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.DLYDFF0} .single_bit_orig_name {timer0/clk_mux/MuxGen[1].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.DLYDFF0/Q} .original_name {timer0/clk_mux/MuxGen[1].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .original_name {{timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .single_bit_orig_name {timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q} .original_name {timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .original_name {{timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .single_bit_orig_name {timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q} .original_name {timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .original_name {{timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0}}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .single_bit_orig_name {timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0}
set_db -quiet {inst:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q} .original_name {timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q}
set_db -quiet module:MCU/ClkGate_8178 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8178 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8178 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8178 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/timer0/clock_gate_divider/CG1 .original_name timer0/clock_gate_divider/CG1
set_db -quiet inst:MCU/timer0/clock_gate_divider/CG1 .single_bit_orig_name timer0/clock_gate_divider/CG1
set_db -quiet inst:MCU/timer0/clock_gate_divider/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/clock_gate_divider/CG1/ECK .original_name timer0/clock_gate_divider/CG1/ECK
set_db -quiet module:MCU/ClkGate_8179 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8179 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8179 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8179 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/timer0/clock_gate_timer/CG1 .original_name timer0/clock_gate_timer/CG1
set_db -quiet inst:MCU/timer0/clock_gate_timer/CG1 .single_bit_orig_name timer0/clock_gate_timer/CG1
set_db -quiet inst:MCU/timer0/clock_gate_timer/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/clock_gate_timer/CG1/ECK .original_name timer0/clock_gate_timer/CG1/ECK
set_db -quiet {inst:MCU/timer0/control_reg_reg[10]} .original_name {{timer0/control_reg[10]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[10]} .single_bit_orig_name {timer0/control_reg[10]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[10]/Q} .original_name {timer0/control_reg[10]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[11]} .original_name {{timer0/control_reg[11]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[11]} .single_bit_orig_name {timer0/control_reg[11]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[11]/Q} .original_name {timer0/control_reg[11]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[12]} .original_name {{timer0/control_reg[12]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[12]} .single_bit_orig_name {timer0/control_reg[12]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[12]/Q} .original_name {timer0/control_reg[12]/q}
set_db -quiet inst:MCU/timer0/capture0_int_flag_reg .original_name timer0/capture0_int_flag
set_db -quiet inst:MCU/timer0/capture0_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/capture0_int_flag_reg .single_bit_orig_name timer0/capture0_int_flag
set_db -quiet inst:MCU/timer0/capture0_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/capture0_int_flag_reg/Q .original_name timer0/capture0_int_flag/q
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[0]} .original_name {{timer0/capture0_latched[0]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[0]} .single_bit_orig_name {timer0/capture0_latched[0]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[0]/Q} .original_name {timer0/capture0_latched[0]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[1]} .original_name {{timer0/capture0_latched[1]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[1]} .single_bit_orig_name {timer0/capture0_latched[1]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[1]/Q} .original_name {timer0/capture0_latched[1]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[2]} .original_name {{timer0/capture0_latched[2]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[2]} .single_bit_orig_name {timer0/capture0_latched[2]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[2]/Q} .original_name {timer0/capture0_latched[2]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[3]} .original_name {{timer0/capture0_latched[3]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[3]} .single_bit_orig_name {timer0/capture0_latched[3]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[3]/Q} .original_name {timer0/capture0_latched[3]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[4]} .original_name {{timer0/capture0_latched[4]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[4]} .single_bit_orig_name {timer0/capture0_latched[4]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[4]/Q} .original_name {timer0/capture0_latched[4]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[5]} .original_name {{timer0/capture0_latched[5]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[5]} .single_bit_orig_name {timer0/capture0_latched[5]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[5]/Q} .original_name {timer0/capture0_latched[5]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[6]} .original_name {{timer0/capture0_latched[6]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[6]} .single_bit_orig_name {timer0/capture0_latched[6]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[6]/Q} .original_name {timer0/capture0_latched[6]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[7]} .original_name {{timer0/capture0_latched[7]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[7]} .single_bit_orig_name {timer0/capture0_latched[7]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[7]/Q} .original_name {timer0/capture0_latched[7]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[8]} .original_name {{timer0/capture0_latched[8]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[8]} .single_bit_orig_name {timer0/capture0_latched[8]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[8]/Q} .original_name {timer0/capture0_latched[8]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[9]} .original_name {{timer0/capture0_latched[9]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[9]} .single_bit_orig_name {timer0/capture0_latched[9]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[9]/Q} .original_name {timer0/capture0_latched[9]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[10]} .original_name {{timer0/capture0_latched[10]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[10]} .single_bit_orig_name {timer0/capture0_latched[10]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[10]/Q} .original_name {timer0/capture0_latched[10]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[11]} .original_name {{timer0/capture0_latched[11]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[11]} .single_bit_orig_name {timer0/capture0_latched[11]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[11]/Q} .original_name {timer0/capture0_latched[11]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[12]} .original_name {{timer0/capture0_latched[12]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[12]} .single_bit_orig_name {timer0/capture0_latched[12]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[12]/Q} .original_name {timer0/capture0_latched[12]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[13]} .original_name {{timer0/capture0_latched[13]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[13]} .single_bit_orig_name {timer0/capture0_latched[13]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[13]/Q} .original_name {timer0/capture0_latched[13]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[14]} .original_name {{timer0/capture0_latched[14]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[14]} .single_bit_orig_name {timer0/capture0_latched[14]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[14]/Q} .original_name {timer0/capture0_latched[14]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[15]} .original_name {{timer0/capture0_latched[15]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[15]} .single_bit_orig_name {timer0/capture0_latched[15]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[15]/Q} .original_name {timer0/capture0_latched[15]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[16]} .original_name {{timer0/capture0_latched[16]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[16]} .single_bit_orig_name {timer0/capture0_latched[16]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[16]/Q} .original_name {timer0/capture0_latched[16]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[17]} .original_name {{timer0/capture0_latched[17]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[17]} .single_bit_orig_name {timer0/capture0_latched[17]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[17]/Q} .original_name {timer0/capture0_latched[17]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[18]} .original_name {{timer0/capture0_latched[18]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[18]} .single_bit_orig_name {timer0/capture0_latched[18]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[18]/Q} .original_name {timer0/capture0_latched[18]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[19]} .original_name {{timer0/capture0_latched[19]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[19]} .single_bit_orig_name {timer0/capture0_latched[19]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[19]/Q} .original_name {timer0/capture0_latched[19]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[20]} .original_name {{timer0/capture0_latched[20]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[20]} .single_bit_orig_name {timer0/capture0_latched[20]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[20]/Q} .original_name {timer0/capture0_latched[20]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[21]} .original_name {{timer0/capture0_latched[21]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[21]} .single_bit_orig_name {timer0/capture0_latched[21]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[21]/Q} .original_name {timer0/capture0_latched[21]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[22]} .original_name {{timer0/capture0_latched[22]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[22]} .single_bit_orig_name {timer0/capture0_latched[22]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[22]/Q} .original_name {timer0/capture0_latched[22]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[23]} .original_name {{timer0/capture0_latched[23]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[23]} .single_bit_orig_name {timer0/capture0_latched[23]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[23]/Q} .original_name {timer0/capture0_latched[23]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[24]} .original_name {{timer0/capture0_latched[24]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[24]} .single_bit_orig_name {timer0/capture0_latched[24]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[24]/Q} .original_name {timer0/capture0_latched[24]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[25]} .original_name {{timer0/capture0_latched[25]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[25]} .single_bit_orig_name {timer0/capture0_latched[25]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[25]/Q} .original_name {timer0/capture0_latched[25]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[26]} .original_name {{timer0/capture0_latched[26]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[26]} .single_bit_orig_name {timer0/capture0_latched[26]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[26]/Q} .original_name {timer0/capture0_latched[26]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[27]} .original_name {{timer0/capture0_latched[27]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[27]} .single_bit_orig_name {timer0/capture0_latched[27]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[27]/Q} .original_name {timer0/capture0_latched[27]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[28]} .original_name {{timer0/capture0_latched[28]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[28]} .single_bit_orig_name {timer0/capture0_latched[28]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[28]/Q} .original_name {timer0/capture0_latched[28]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[29]} .original_name {{timer0/capture0_latched[29]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[29]} .single_bit_orig_name {timer0/capture0_latched[29]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[29]/Q} .original_name {timer0/capture0_latched[29]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[30]} .original_name {{timer0/capture0_latched[30]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[30]} .single_bit_orig_name {timer0/capture0_latched[30]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[30]/Q} .original_name {timer0/capture0_latched[30]/q}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[31]} .original_name {{timer0/capture0_latched[31]}}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[31]} .single_bit_orig_name {timer0/capture0_latched[31]}
set_db -quiet {inst:MCU/timer0/capture0_latched_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_latched_reg[31]/Q} .original_name {timer0/capture0_latched[31]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[0]} .original_name {{timer0/capture0_reg[0]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[0]} .single_bit_orig_name {timer0/capture0_reg[0]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[0]/QN} .original_name {timer0/capture0_reg[0]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[1]} .original_name {{timer0/capture0_reg[1]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[1]} .single_bit_orig_name {timer0/capture0_reg[1]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[1]/QN} .original_name {timer0/capture0_reg[1]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[2]} .original_name {{timer0/capture0_reg[2]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[2]} .single_bit_orig_name {timer0/capture0_reg[2]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[2]/QN} .original_name {timer0/capture0_reg[2]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[3]} .original_name {{timer0/capture0_reg[3]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[3]} .single_bit_orig_name {timer0/capture0_reg[3]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[3]/QN} .original_name {timer0/capture0_reg[3]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[4]} .original_name {{timer0/capture0_reg[4]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[4]} .single_bit_orig_name {timer0/capture0_reg[4]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[4]/QN} .original_name {timer0/capture0_reg[4]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[5]} .original_name {{timer0/capture0_reg[5]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[5]} .single_bit_orig_name {timer0/capture0_reg[5]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[5]/QN} .original_name {timer0/capture0_reg[5]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[6]} .original_name {{timer0/capture0_reg[6]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[6]} .single_bit_orig_name {timer0/capture0_reg[6]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[6]/QN} .original_name {timer0/capture0_reg[6]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[7]} .original_name {{timer0/capture0_reg[7]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[7]} .single_bit_orig_name {timer0/capture0_reg[7]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[7]/QN} .original_name {timer0/capture0_reg[7]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[8]} .original_name {{timer0/capture0_reg[8]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[8]} .single_bit_orig_name {timer0/capture0_reg[8]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[8]/QN} .original_name {timer0/capture0_reg[8]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[9]} .original_name {{timer0/capture0_reg[9]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[9]} .single_bit_orig_name {timer0/capture0_reg[9]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[9]/QN} .original_name {timer0/capture0_reg[9]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[10]} .original_name {{timer0/capture0_reg[10]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[10]} .single_bit_orig_name {timer0/capture0_reg[10]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[10]/QN} .original_name {timer0/capture0_reg[10]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[11]} .original_name {{timer0/capture0_reg[11]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[11]} .single_bit_orig_name {timer0/capture0_reg[11]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[11]/QN} .original_name {timer0/capture0_reg[11]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[12]} .original_name {{timer0/capture0_reg[12]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[12]} .single_bit_orig_name {timer0/capture0_reg[12]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[12]/QN} .original_name {timer0/capture0_reg[12]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[13]} .original_name {{timer0/capture0_reg[13]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[13]} .single_bit_orig_name {timer0/capture0_reg[13]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[13]/QN} .original_name {timer0/capture0_reg[13]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[14]} .original_name {{timer0/capture0_reg[14]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[14]} .single_bit_orig_name {timer0/capture0_reg[14]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[14]/QN} .original_name {timer0/capture0_reg[14]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[15]} .original_name {{timer0/capture0_reg[15]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[15]} .single_bit_orig_name {timer0/capture0_reg[15]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[15]/QN} .original_name {timer0/capture0_reg[15]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[16]} .original_name {{timer0/capture0_reg[16]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[16]} .single_bit_orig_name {timer0/capture0_reg[16]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[16]/QN} .original_name {timer0/capture0_reg[16]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[17]} .original_name {{timer0/capture0_reg[17]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[17]} .single_bit_orig_name {timer0/capture0_reg[17]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[17]/QN} .original_name {timer0/capture0_reg[17]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[18]} .original_name {{timer0/capture0_reg[18]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[18]} .single_bit_orig_name {timer0/capture0_reg[18]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[18]/QN} .original_name {timer0/capture0_reg[18]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[19]} .original_name {{timer0/capture0_reg[19]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[19]} .single_bit_orig_name {timer0/capture0_reg[19]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[19]/QN} .original_name {timer0/capture0_reg[19]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[20]} .original_name {{timer0/capture0_reg[20]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[20]} .single_bit_orig_name {timer0/capture0_reg[20]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[20]/QN} .original_name {timer0/capture0_reg[20]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[21]} .original_name {{timer0/capture0_reg[21]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[21]} .single_bit_orig_name {timer0/capture0_reg[21]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[21]/QN} .original_name {timer0/capture0_reg[21]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[22]} .original_name {{timer0/capture0_reg[22]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[22]} .single_bit_orig_name {timer0/capture0_reg[22]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[22]/QN} .original_name {timer0/capture0_reg[22]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[23]} .original_name {{timer0/capture0_reg[23]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[23]} .single_bit_orig_name {timer0/capture0_reg[23]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[23]/QN} .original_name {timer0/capture0_reg[23]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[24]} .original_name {{timer0/capture0_reg[24]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[24]} .single_bit_orig_name {timer0/capture0_reg[24]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[24]/QN} .original_name {timer0/capture0_reg[24]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[25]} .original_name {{timer0/capture0_reg[25]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[25]} .single_bit_orig_name {timer0/capture0_reg[25]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[25]/QN} .original_name {timer0/capture0_reg[25]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[26]} .original_name {{timer0/capture0_reg[26]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[26]} .single_bit_orig_name {timer0/capture0_reg[26]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[26]/QN} .original_name {timer0/capture0_reg[26]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[27]} .original_name {{timer0/capture0_reg[27]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[27]} .single_bit_orig_name {timer0/capture0_reg[27]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[27]/QN} .original_name {timer0/capture0_reg[27]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[28]} .original_name {{timer0/capture0_reg[28]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[28]} .single_bit_orig_name {timer0/capture0_reg[28]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[28]/QN} .original_name {timer0/capture0_reg[28]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[29]} .original_name {{timer0/capture0_reg[29]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[29]} .single_bit_orig_name {timer0/capture0_reg[29]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[29]/QN} .original_name {timer0/capture0_reg[29]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[30]} .original_name {{timer0/capture0_reg[30]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[30]} .single_bit_orig_name {timer0/capture0_reg[30]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[30]/QN} .original_name {timer0/capture0_reg[30]/q}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[31]} .original_name {{timer0/capture0_reg[31]}}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[31]} .single_bit_orig_name {timer0/capture0_reg[31]}
set_db -quiet {inst:MCU/timer0/capture0_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture0_reg_reg[31]/QN} .original_name {timer0/capture0_reg[31]/q}
set_db -quiet inst:MCU/timer0/capture1_int_flag_reg .original_name timer0/capture1_int_flag
set_db -quiet inst:MCU/timer0/capture1_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/capture1_int_flag_reg .single_bit_orig_name timer0/capture1_int_flag
set_db -quiet inst:MCU/timer0/capture1_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/capture1_int_flag_reg/Q .original_name timer0/capture1_int_flag/q
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[0]} .original_name {{timer0/capture1_latched[0]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[0]} .single_bit_orig_name {timer0/capture1_latched[0]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[0]/Q} .original_name {timer0/capture1_latched[0]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[1]} .original_name {{timer0/capture1_latched[1]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[1]} .single_bit_orig_name {timer0/capture1_latched[1]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[1]/Q} .original_name {timer0/capture1_latched[1]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[2]} .original_name {{timer0/capture1_latched[2]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[2]} .single_bit_orig_name {timer0/capture1_latched[2]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[2]/Q} .original_name {timer0/capture1_latched[2]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[3]} .original_name {{timer0/capture1_latched[3]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[3]} .single_bit_orig_name {timer0/capture1_latched[3]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[3]/Q} .original_name {timer0/capture1_latched[3]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[4]} .original_name {{timer0/capture1_latched[4]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[4]} .single_bit_orig_name {timer0/capture1_latched[4]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[4]/Q} .original_name {timer0/capture1_latched[4]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[5]} .original_name {{timer0/capture1_latched[5]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[5]} .single_bit_orig_name {timer0/capture1_latched[5]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[5]/Q} .original_name {timer0/capture1_latched[5]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[6]} .original_name {{timer0/capture1_latched[6]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[6]} .single_bit_orig_name {timer0/capture1_latched[6]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[6]/Q} .original_name {timer0/capture1_latched[6]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[7]} .original_name {{timer0/capture1_latched[7]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[7]} .single_bit_orig_name {timer0/capture1_latched[7]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[7]/Q} .original_name {timer0/capture1_latched[7]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[8]} .original_name {{timer0/capture1_latched[8]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[8]} .single_bit_orig_name {timer0/capture1_latched[8]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[8]/Q} .original_name {timer0/capture1_latched[8]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[9]} .original_name {{timer0/capture1_latched[9]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[9]} .single_bit_orig_name {timer0/capture1_latched[9]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[9]/Q} .original_name {timer0/capture1_latched[9]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[10]} .original_name {{timer0/capture1_latched[10]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[10]} .single_bit_orig_name {timer0/capture1_latched[10]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[10]/Q} .original_name {timer0/capture1_latched[10]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[11]} .original_name {{timer0/capture1_latched[11]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[11]} .single_bit_orig_name {timer0/capture1_latched[11]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[11]/Q} .original_name {timer0/capture1_latched[11]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[12]} .original_name {{timer0/capture1_latched[12]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[12]} .single_bit_orig_name {timer0/capture1_latched[12]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[12]/Q} .original_name {timer0/capture1_latched[12]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[13]} .original_name {{timer0/capture1_latched[13]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[13]} .single_bit_orig_name {timer0/capture1_latched[13]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[13]/Q} .original_name {timer0/capture1_latched[13]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[14]} .original_name {{timer0/capture1_latched[14]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[14]} .single_bit_orig_name {timer0/capture1_latched[14]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[14]/Q} .original_name {timer0/capture1_latched[14]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[15]} .original_name {{timer0/capture1_latched[15]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[15]} .single_bit_orig_name {timer0/capture1_latched[15]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[15]/Q} .original_name {timer0/capture1_latched[15]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[16]} .original_name {{timer0/capture1_latched[16]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[16]} .single_bit_orig_name {timer0/capture1_latched[16]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[16]/Q} .original_name {timer0/capture1_latched[16]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[17]} .original_name {{timer0/capture1_latched[17]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[17]} .single_bit_orig_name {timer0/capture1_latched[17]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[17]/Q} .original_name {timer0/capture1_latched[17]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[18]} .original_name {{timer0/capture1_latched[18]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[18]} .single_bit_orig_name {timer0/capture1_latched[18]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[18]/Q} .original_name {timer0/capture1_latched[18]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[19]} .original_name {{timer0/capture1_latched[19]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[19]} .single_bit_orig_name {timer0/capture1_latched[19]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[19]/Q} .original_name {timer0/capture1_latched[19]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[20]} .original_name {{timer0/capture1_latched[20]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[20]} .single_bit_orig_name {timer0/capture1_latched[20]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[20]/Q} .original_name {timer0/capture1_latched[20]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[21]} .original_name {{timer0/capture1_latched[21]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[21]} .single_bit_orig_name {timer0/capture1_latched[21]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[21]/Q} .original_name {timer0/capture1_latched[21]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[22]} .original_name {{timer0/capture1_latched[22]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[22]} .single_bit_orig_name {timer0/capture1_latched[22]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[22]/Q} .original_name {timer0/capture1_latched[22]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[23]} .original_name {{timer0/capture1_latched[23]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[23]} .single_bit_orig_name {timer0/capture1_latched[23]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[23]/Q} .original_name {timer0/capture1_latched[23]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[24]} .original_name {{timer0/capture1_latched[24]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[24]} .single_bit_orig_name {timer0/capture1_latched[24]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[24]/Q} .original_name {timer0/capture1_latched[24]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[25]} .original_name {{timer0/capture1_latched[25]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[25]} .single_bit_orig_name {timer0/capture1_latched[25]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[25]/Q} .original_name {timer0/capture1_latched[25]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[26]} .original_name {{timer0/capture1_latched[26]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[26]} .single_bit_orig_name {timer0/capture1_latched[26]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[26]/Q} .original_name {timer0/capture1_latched[26]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[27]} .original_name {{timer0/capture1_latched[27]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[27]} .single_bit_orig_name {timer0/capture1_latched[27]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[27]/Q} .original_name {timer0/capture1_latched[27]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[28]} .original_name {{timer0/capture1_latched[28]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[28]} .single_bit_orig_name {timer0/capture1_latched[28]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[28]/Q} .original_name {timer0/capture1_latched[28]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[29]} .original_name {{timer0/capture1_latched[29]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[29]} .single_bit_orig_name {timer0/capture1_latched[29]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[29]/Q} .original_name {timer0/capture1_latched[29]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[30]} .original_name {{timer0/capture1_latched[30]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[30]} .single_bit_orig_name {timer0/capture1_latched[30]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[30]/Q} .original_name {timer0/capture1_latched[30]/q}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[31]} .original_name {{timer0/capture1_latched[31]}}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[31]} .single_bit_orig_name {timer0/capture1_latched[31]}
set_db -quiet {inst:MCU/timer0/capture1_latched_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_latched_reg[31]/Q} .original_name {timer0/capture1_latched[31]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[0]} .original_name {{timer0/capture1_reg[0]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[0]} .single_bit_orig_name {timer0/capture1_reg[0]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[0]/QN} .original_name {timer0/capture1_reg[0]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[1]} .original_name {{timer0/capture1_reg[1]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[1]} .single_bit_orig_name {timer0/capture1_reg[1]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[1]/QN} .original_name {timer0/capture1_reg[1]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[2]} .original_name {{timer0/capture1_reg[2]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[2]} .single_bit_orig_name {timer0/capture1_reg[2]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[2]/QN} .original_name {timer0/capture1_reg[2]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[3]} .original_name {{timer0/capture1_reg[3]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[3]} .single_bit_orig_name {timer0/capture1_reg[3]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[3]/QN} .original_name {timer0/capture1_reg[3]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[4]} .original_name {{timer0/capture1_reg[4]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[4]} .single_bit_orig_name {timer0/capture1_reg[4]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[4]/QN} .original_name {timer0/capture1_reg[4]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[5]} .original_name {{timer0/capture1_reg[5]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[5]} .single_bit_orig_name {timer0/capture1_reg[5]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[5]/QN} .original_name {timer0/capture1_reg[5]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[6]} .original_name {{timer0/capture1_reg[6]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[6]} .single_bit_orig_name {timer0/capture1_reg[6]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[6]/QN} .original_name {timer0/capture1_reg[6]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[7]} .original_name {{timer0/capture1_reg[7]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[7]} .single_bit_orig_name {timer0/capture1_reg[7]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[7]/QN} .original_name {timer0/capture1_reg[7]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[8]} .original_name {{timer0/capture1_reg[8]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[8]} .single_bit_orig_name {timer0/capture1_reg[8]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[8]/QN} .original_name {timer0/capture1_reg[8]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[9]} .original_name {{timer0/capture1_reg[9]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[9]} .single_bit_orig_name {timer0/capture1_reg[9]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[9]/QN} .original_name {timer0/capture1_reg[9]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[10]} .original_name {{timer0/capture1_reg[10]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[10]} .single_bit_orig_name {timer0/capture1_reg[10]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[10]/QN} .original_name {timer0/capture1_reg[10]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[11]} .original_name {{timer0/capture1_reg[11]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[11]} .single_bit_orig_name {timer0/capture1_reg[11]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[11]/QN} .original_name {timer0/capture1_reg[11]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[12]} .original_name {{timer0/capture1_reg[12]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[12]} .single_bit_orig_name {timer0/capture1_reg[12]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[12]/QN} .original_name {timer0/capture1_reg[12]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[13]} .original_name {{timer0/capture1_reg[13]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[13]} .single_bit_orig_name {timer0/capture1_reg[13]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[13]/QN} .original_name {timer0/capture1_reg[13]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[14]} .original_name {{timer0/capture1_reg[14]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[14]} .single_bit_orig_name {timer0/capture1_reg[14]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[14]/QN} .original_name {timer0/capture1_reg[14]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[15]} .original_name {{timer0/capture1_reg[15]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[15]} .single_bit_orig_name {timer0/capture1_reg[15]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[15]/QN} .original_name {timer0/capture1_reg[15]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[16]} .original_name {{timer0/capture1_reg[16]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[16]} .single_bit_orig_name {timer0/capture1_reg[16]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[16]/QN} .original_name {timer0/capture1_reg[16]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[17]} .original_name {{timer0/capture1_reg[17]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[17]} .single_bit_orig_name {timer0/capture1_reg[17]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[17]/QN} .original_name {timer0/capture1_reg[17]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[18]} .original_name {{timer0/capture1_reg[18]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[18]} .single_bit_orig_name {timer0/capture1_reg[18]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[18]/QN} .original_name {timer0/capture1_reg[18]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[19]} .original_name {{timer0/capture1_reg[19]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[19]} .single_bit_orig_name {timer0/capture1_reg[19]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[19]/QN} .original_name {timer0/capture1_reg[19]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[20]} .original_name {{timer0/capture1_reg[20]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[20]} .single_bit_orig_name {timer0/capture1_reg[20]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[20]/QN} .original_name {timer0/capture1_reg[20]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[21]} .original_name {{timer0/capture1_reg[21]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[21]} .single_bit_orig_name {timer0/capture1_reg[21]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[21]/QN} .original_name {timer0/capture1_reg[21]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[22]} .original_name {{timer0/capture1_reg[22]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[22]} .single_bit_orig_name {timer0/capture1_reg[22]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[22]/QN} .original_name {timer0/capture1_reg[22]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[23]} .original_name {{timer0/capture1_reg[23]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[23]} .single_bit_orig_name {timer0/capture1_reg[23]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[23]/QN} .original_name {timer0/capture1_reg[23]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[24]} .original_name {{timer0/capture1_reg[24]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[24]} .single_bit_orig_name {timer0/capture1_reg[24]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[24]/QN} .original_name {timer0/capture1_reg[24]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[25]} .original_name {{timer0/capture1_reg[25]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[25]} .single_bit_orig_name {timer0/capture1_reg[25]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[25]/QN} .original_name {timer0/capture1_reg[25]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[26]} .original_name {{timer0/capture1_reg[26]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[26]} .single_bit_orig_name {timer0/capture1_reg[26]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[26]/QN} .original_name {timer0/capture1_reg[26]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[27]} .original_name {{timer0/capture1_reg[27]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[27]} .single_bit_orig_name {timer0/capture1_reg[27]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[27]/QN} .original_name {timer0/capture1_reg[27]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[28]} .original_name {{timer0/capture1_reg[28]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[28]} .single_bit_orig_name {timer0/capture1_reg[28]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[28]/QN} .original_name {timer0/capture1_reg[28]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[29]} .original_name {{timer0/capture1_reg[29]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[29]} .single_bit_orig_name {timer0/capture1_reg[29]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[29]/QN} .original_name {timer0/capture1_reg[29]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[30]} .original_name {{timer0/capture1_reg[30]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[30]} .single_bit_orig_name {timer0/capture1_reg[30]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[30]/QN} .original_name {timer0/capture1_reg[30]/q}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[31]} .original_name {{timer0/capture1_reg[31]}}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[31]} .single_bit_orig_name {timer0/capture1_reg[31]}
set_db -quiet {inst:MCU/timer0/capture1_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/capture1_reg_reg[31]/QN} .original_name {timer0/capture1_reg[31]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[0]} .original_name {{timer0/compare0_reg[0]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[0]} .single_bit_orig_name {timer0/compare0_reg[0]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[0]/Q} .original_name {timer0/compare0_reg[0]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[1]} .original_name {{timer0/compare0_reg[1]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[1]} .single_bit_orig_name {timer0/compare0_reg[1]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[1]/Q} .original_name {timer0/compare0_reg[1]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[2]} .original_name {{timer0/compare0_reg[2]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[2]} .single_bit_orig_name {timer0/compare0_reg[2]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[2]/Q} .original_name {timer0/compare0_reg[2]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[3]} .original_name {{timer0/compare0_reg[3]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[3]} .single_bit_orig_name {timer0/compare0_reg[3]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[3]/Q} .original_name {timer0/compare0_reg[3]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[4]} .original_name {{timer0/compare0_reg[4]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[4]} .single_bit_orig_name {timer0/compare0_reg[4]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[4]/Q} .original_name {timer0/compare0_reg[4]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[5]} .original_name {{timer0/compare0_reg[5]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[5]} .single_bit_orig_name {timer0/compare0_reg[5]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[5]/Q} .original_name {timer0/compare0_reg[5]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[6]} .original_name {{timer0/compare0_reg[6]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[6]} .single_bit_orig_name {timer0/compare0_reg[6]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[6]/Q} .original_name {timer0/compare0_reg[6]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[7]} .original_name {{timer0/compare0_reg[7]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[7]} .single_bit_orig_name {timer0/compare0_reg[7]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[7]/Q} .original_name {timer0/compare0_reg[7]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[8]} .original_name {{timer0/compare0_reg[8]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[8]} .single_bit_orig_name {timer0/compare0_reg[8]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[8]/Q} .original_name {timer0/compare0_reg[8]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[9]} .original_name {{timer0/compare0_reg[9]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[9]} .single_bit_orig_name {timer0/compare0_reg[9]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[9]/Q} .original_name {timer0/compare0_reg[9]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[10]} .original_name {{timer0/compare0_reg[10]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[10]} .single_bit_orig_name {timer0/compare0_reg[10]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[10]/Q} .original_name {timer0/compare0_reg[10]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[11]} .original_name {{timer0/compare0_reg[11]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[11]} .single_bit_orig_name {timer0/compare0_reg[11]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[11]/Q} .original_name {timer0/compare0_reg[11]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[12]} .original_name {{timer0/compare0_reg[12]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[12]} .single_bit_orig_name {timer0/compare0_reg[12]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[12]/Q} .original_name {timer0/compare0_reg[12]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[13]} .original_name {{timer0/compare0_reg[13]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[13]} .single_bit_orig_name {timer0/compare0_reg[13]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[13]/Q} .original_name {timer0/compare0_reg[13]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[14]} .original_name {{timer0/compare0_reg[14]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[14]} .single_bit_orig_name {timer0/compare0_reg[14]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[14]/Q} .original_name {timer0/compare0_reg[14]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[15]} .original_name {{timer0/compare0_reg[15]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[15]} .single_bit_orig_name {timer0/compare0_reg[15]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[15]/Q} .original_name {timer0/compare0_reg[15]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[16]} .original_name {{timer0/compare0_reg[16]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[16]} .single_bit_orig_name {timer0/compare0_reg[16]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[16]/Q} .original_name {timer0/compare0_reg[16]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[17]} .original_name {{timer0/compare0_reg[17]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[17]} .single_bit_orig_name {timer0/compare0_reg[17]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[17]/Q} .original_name {timer0/compare0_reg[17]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[18]} .original_name {{timer0/compare0_reg[18]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[18]} .single_bit_orig_name {timer0/compare0_reg[18]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[18]/Q} .original_name {timer0/compare0_reg[18]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[19]} .original_name {{timer0/compare0_reg[19]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[19]} .single_bit_orig_name {timer0/compare0_reg[19]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[19]/Q} .original_name {timer0/compare0_reg[19]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[20]} .original_name {{timer0/compare0_reg[20]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[20]} .single_bit_orig_name {timer0/compare0_reg[20]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[20]/Q} .original_name {timer0/compare0_reg[20]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[21]} .original_name {{timer0/compare0_reg[21]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[21]} .single_bit_orig_name {timer0/compare0_reg[21]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[21]/Q} .original_name {timer0/compare0_reg[21]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[22]} .original_name {{timer0/compare0_reg[22]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[22]} .single_bit_orig_name {timer0/compare0_reg[22]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[22]/Q} .original_name {timer0/compare0_reg[22]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[23]} .original_name {{timer0/compare0_reg[23]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[23]} .single_bit_orig_name {timer0/compare0_reg[23]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[23]/Q} .original_name {timer0/compare0_reg[23]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[24]} .original_name {{timer0/compare0_reg[24]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[24]} .single_bit_orig_name {timer0/compare0_reg[24]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[24]/Q} .original_name {timer0/compare0_reg[24]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[25]} .original_name {{timer0/compare0_reg[25]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[25]} .single_bit_orig_name {timer0/compare0_reg[25]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[25]/Q} .original_name {timer0/compare0_reg[25]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[26]} .original_name {{timer0/compare0_reg[26]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[26]} .single_bit_orig_name {timer0/compare0_reg[26]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[26]/Q} .original_name {timer0/compare0_reg[26]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[27]} .original_name {{timer0/compare0_reg[27]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[27]} .single_bit_orig_name {timer0/compare0_reg[27]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[27]/Q} .original_name {timer0/compare0_reg[27]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[28]} .original_name {{timer0/compare0_reg[28]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[28]} .single_bit_orig_name {timer0/compare0_reg[28]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[28]/Q} .original_name {timer0/compare0_reg[28]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[29]} .original_name {{timer0/compare0_reg[29]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[29]} .single_bit_orig_name {timer0/compare0_reg[29]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[29]/Q} .original_name {timer0/compare0_reg[29]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[30]} .original_name {{timer0/compare0_reg[30]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[30]} .single_bit_orig_name {timer0/compare0_reg[30]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[30]/Q} .original_name {timer0/compare0_reg[30]/q}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[31]} .original_name {{timer0/compare0_reg[31]}}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[31]} .single_bit_orig_name {timer0/compare0_reg[31]}
set_db -quiet {inst:MCU/timer0/compare0_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare0_reg_reg[31]/Q} .original_name {timer0/compare0_reg[31]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[0]} .original_name {{timer0/compare1_reg[0]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[0]} .single_bit_orig_name {timer0/compare1_reg[0]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[0]/Q} .original_name {timer0/compare1_reg[0]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[1]} .original_name {{timer0/compare1_reg[1]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[1]} .single_bit_orig_name {timer0/compare1_reg[1]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[1]/Q} .original_name {timer0/compare1_reg[1]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[2]} .original_name {{timer0/compare1_reg[2]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[2]} .single_bit_orig_name {timer0/compare1_reg[2]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[2]/Q} .original_name {timer0/compare1_reg[2]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[3]} .original_name {{timer0/compare1_reg[3]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[3]} .single_bit_orig_name {timer0/compare1_reg[3]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[3]/Q} .original_name {timer0/compare1_reg[3]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[4]} .original_name {{timer0/compare1_reg[4]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[4]} .single_bit_orig_name {timer0/compare1_reg[4]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[4]/Q} .original_name {timer0/compare1_reg[4]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[5]} .original_name {{timer0/compare1_reg[5]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[5]} .single_bit_orig_name {timer0/compare1_reg[5]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[5]/Q} .original_name {timer0/compare1_reg[5]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[6]} .original_name {{timer0/compare1_reg[6]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[6]} .single_bit_orig_name {timer0/compare1_reg[6]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[6]/Q} .original_name {timer0/compare1_reg[6]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[7]} .original_name {{timer0/compare1_reg[7]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[7]} .single_bit_orig_name {timer0/compare1_reg[7]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[7]/Q} .original_name {timer0/compare1_reg[7]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[8]} .original_name {{timer0/compare1_reg[8]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[8]} .single_bit_orig_name {timer0/compare1_reg[8]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[8]/Q} .original_name {timer0/compare1_reg[8]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[9]} .original_name {{timer0/compare1_reg[9]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[9]} .single_bit_orig_name {timer0/compare1_reg[9]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[9]/Q} .original_name {timer0/compare1_reg[9]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[10]} .original_name {{timer0/compare1_reg[10]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[10]} .single_bit_orig_name {timer0/compare1_reg[10]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[10]/Q} .original_name {timer0/compare1_reg[10]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[11]} .original_name {{timer0/compare1_reg[11]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[11]} .single_bit_orig_name {timer0/compare1_reg[11]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[11]/Q} .original_name {timer0/compare1_reg[11]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[12]} .original_name {{timer0/compare1_reg[12]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[12]} .single_bit_orig_name {timer0/compare1_reg[12]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[12]/Q} .original_name {timer0/compare1_reg[12]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[13]} .original_name {{timer0/compare1_reg[13]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[13]} .single_bit_orig_name {timer0/compare1_reg[13]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[13]/Q} .original_name {timer0/compare1_reg[13]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[14]} .original_name {{timer0/compare1_reg[14]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[14]} .single_bit_orig_name {timer0/compare1_reg[14]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[14]/Q} .original_name {timer0/compare1_reg[14]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[15]} .original_name {{timer0/compare1_reg[15]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[15]} .single_bit_orig_name {timer0/compare1_reg[15]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[15]/Q} .original_name {timer0/compare1_reg[15]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[16]} .original_name {{timer0/compare1_reg[16]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[16]} .single_bit_orig_name {timer0/compare1_reg[16]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[16]/Q} .original_name {timer0/compare1_reg[16]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[17]} .original_name {{timer0/compare1_reg[17]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[17]} .single_bit_orig_name {timer0/compare1_reg[17]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[17]/Q} .original_name {timer0/compare1_reg[17]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[18]} .original_name {{timer0/compare1_reg[18]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[18]} .single_bit_orig_name {timer0/compare1_reg[18]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[18]/Q} .original_name {timer0/compare1_reg[18]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[19]} .original_name {{timer0/compare1_reg[19]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[19]} .single_bit_orig_name {timer0/compare1_reg[19]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[19]/Q} .original_name {timer0/compare1_reg[19]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[20]} .original_name {{timer0/compare1_reg[20]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[20]} .single_bit_orig_name {timer0/compare1_reg[20]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[20]/Q} .original_name {timer0/compare1_reg[20]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[21]} .original_name {{timer0/compare1_reg[21]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[21]} .single_bit_orig_name {timer0/compare1_reg[21]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[21]/Q} .original_name {timer0/compare1_reg[21]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[22]} .original_name {{timer0/compare1_reg[22]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[22]} .single_bit_orig_name {timer0/compare1_reg[22]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[22]/Q} .original_name {timer0/compare1_reg[22]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[23]} .original_name {{timer0/compare1_reg[23]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[23]} .single_bit_orig_name {timer0/compare1_reg[23]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[23]/Q} .original_name {timer0/compare1_reg[23]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[24]} .original_name {{timer0/compare1_reg[24]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[24]} .single_bit_orig_name {timer0/compare1_reg[24]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[24]/Q} .original_name {timer0/compare1_reg[24]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[25]} .original_name {{timer0/compare1_reg[25]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[25]} .single_bit_orig_name {timer0/compare1_reg[25]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[25]/Q} .original_name {timer0/compare1_reg[25]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[26]} .original_name {{timer0/compare1_reg[26]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[26]} .single_bit_orig_name {timer0/compare1_reg[26]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[26]/Q} .original_name {timer0/compare1_reg[26]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[27]} .original_name {{timer0/compare1_reg[27]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[27]} .single_bit_orig_name {timer0/compare1_reg[27]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[27]/Q} .original_name {timer0/compare1_reg[27]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[28]} .original_name {{timer0/compare1_reg[28]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[28]} .single_bit_orig_name {timer0/compare1_reg[28]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[28]/Q} .original_name {timer0/compare1_reg[28]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[29]} .original_name {{timer0/compare1_reg[29]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[29]} .single_bit_orig_name {timer0/compare1_reg[29]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[29]/Q} .original_name {timer0/compare1_reg[29]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[30]} .original_name {{timer0/compare1_reg[30]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[30]} .single_bit_orig_name {timer0/compare1_reg[30]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[30]/Q} .original_name {timer0/compare1_reg[30]/q}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[31]} .original_name {{timer0/compare1_reg[31]}}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[31]} .single_bit_orig_name {timer0/compare1_reg[31]}
set_db -quiet {inst:MCU/timer0/compare1_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare1_reg_reg[31]/Q} .original_name {timer0/compare1_reg[31]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[0]} .original_name {{timer0/compare2_reg[0]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[0]} .single_bit_orig_name {timer0/compare2_reg[0]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[0]/Q} .original_name {timer0/compare2_reg[0]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[1]} .original_name {{timer0/compare2_reg[1]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[1]} .single_bit_orig_name {timer0/compare2_reg[1]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[1]/Q} .original_name {timer0/compare2_reg[1]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[2]} .original_name {{timer0/compare2_reg[2]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[2]} .single_bit_orig_name {timer0/compare2_reg[2]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[2]/Q} .original_name {timer0/compare2_reg[2]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[3]} .original_name {{timer0/compare2_reg[3]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[3]} .single_bit_orig_name {timer0/compare2_reg[3]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[3]/Q} .original_name {timer0/compare2_reg[3]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[4]} .original_name {{timer0/compare2_reg[4]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[4]} .single_bit_orig_name {timer0/compare2_reg[4]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[4]/Q} .original_name {timer0/compare2_reg[4]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[5]} .original_name {{timer0/compare2_reg[5]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[5]} .single_bit_orig_name {timer0/compare2_reg[5]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[5]/Q} .original_name {timer0/compare2_reg[5]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[6]} .original_name {{timer0/compare2_reg[6]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[6]} .single_bit_orig_name {timer0/compare2_reg[6]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[6]/Q} .original_name {timer0/compare2_reg[6]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[7]} .original_name {{timer0/compare2_reg[7]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[7]} .single_bit_orig_name {timer0/compare2_reg[7]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[7]/Q} .original_name {timer0/compare2_reg[7]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[8]} .original_name {{timer0/compare2_reg[8]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[8]} .single_bit_orig_name {timer0/compare2_reg[8]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[8]/Q} .original_name {timer0/compare2_reg[8]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[10]} .original_name {{timer0/compare2_reg[10]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[10]} .single_bit_orig_name {timer0/compare2_reg[10]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[10]/Q} .original_name {timer0/compare2_reg[10]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[11]} .original_name {{timer0/compare2_reg[11]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[11]} .single_bit_orig_name {timer0/compare2_reg[11]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[11]/Q} .original_name {timer0/compare2_reg[11]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[12]} .original_name {{timer0/compare2_reg[12]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[12]} .single_bit_orig_name {timer0/compare2_reg[12]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[12]/Q} .original_name {timer0/compare2_reg[12]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[13]} .original_name {{timer0/compare2_reg[13]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[13]} .single_bit_orig_name {timer0/compare2_reg[13]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[13]/Q} .original_name {timer0/compare2_reg[13]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[14]} .original_name {{timer0/compare2_reg[14]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[14]} .single_bit_orig_name {timer0/compare2_reg[14]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[14]/Q} .original_name {timer0/compare2_reg[14]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[15]} .original_name {{timer0/compare2_reg[15]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[15]} .single_bit_orig_name {timer0/compare2_reg[15]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[15]/Q} .original_name {timer0/compare2_reg[15]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[16]} .original_name {{timer0/compare2_reg[16]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[16]} .single_bit_orig_name {timer0/compare2_reg[16]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[16]/Q} .original_name {timer0/compare2_reg[16]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[17]} .original_name {{timer0/compare2_reg[17]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[17]} .single_bit_orig_name {timer0/compare2_reg[17]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[17]/Q} .original_name {timer0/compare2_reg[17]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[18]} .original_name {{timer0/compare2_reg[18]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[18]} .single_bit_orig_name {timer0/compare2_reg[18]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[18]/Q} .original_name {timer0/compare2_reg[18]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[19]} .original_name {{timer0/compare2_reg[19]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[19]} .single_bit_orig_name {timer0/compare2_reg[19]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[19]/Q} .original_name {timer0/compare2_reg[19]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[20]} .original_name {{timer0/compare2_reg[20]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[20]} .single_bit_orig_name {timer0/compare2_reg[20]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[20]/Q} .original_name {timer0/compare2_reg[20]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[21]} .original_name {{timer0/compare2_reg[21]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[21]} .single_bit_orig_name {timer0/compare2_reg[21]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[21]/Q} .original_name {timer0/compare2_reg[21]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[23]} .original_name {{timer0/compare2_reg[23]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[23]} .single_bit_orig_name {timer0/compare2_reg[23]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[23]/Q} .original_name {timer0/compare2_reg[23]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[24]} .original_name {{timer0/compare2_reg[24]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[24]} .single_bit_orig_name {timer0/compare2_reg[24]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[24]/Q} .original_name {timer0/compare2_reg[24]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[25]} .original_name {{timer0/compare2_reg[25]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[25]} .single_bit_orig_name {timer0/compare2_reg[25]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[25]/Q} .original_name {timer0/compare2_reg[25]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[26]} .original_name {{timer0/compare2_reg[26]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[26]} .single_bit_orig_name {timer0/compare2_reg[26]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[26]/Q} .original_name {timer0/compare2_reg[26]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[27]} .original_name {{timer0/compare2_reg[27]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[27]} .single_bit_orig_name {timer0/compare2_reg[27]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[27]/Q} .original_name {timer0/compare2_reg[27]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[30]} .original_name {{timer0/compare2_reg[30]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[30]} .single_bit_orig_name {timer0/compare2_reg[30]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[30]/Q} .original_name {timer0/compare2_reg[30]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[31]} .original_name {{timer0/compare2_reg[31]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[31]} .single_bit_orig_name {timer0/compare2_reg[31]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[31]/Q} .original_name {timer0/compare2_reg[31]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[0]} .original_name {{timer0/control_reg[0]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[0]} .single_bit_orig_name {timer0/control_reg[0]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[0]/Q} .original_name {timer0/control_reg[0]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[1]} .original_name {{timer0/control_reg[1]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[1]} .single_bit_orig_name {timer0/control_reg[1]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[1]/Q} .original_name {timer0/control_reg[1]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[2]} .original_name {{timer0/control_reg[2]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[2]} .single_bit_orig_name {timer0/control_reg[2]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[2]/Q} .original_name {timer0/control_reg[2]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[3]} .original_name {{timer0/control_reg[3]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[3]} .single_bit_orig_name {timer0/control_reg[3]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[3]/Q} .original_name {timer0/control_reg[3]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[4]} .original_name {{timer0/control_reg[4]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[4]} .single_bit_orig_name {timer0/control_reg[4]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[4]/Q} .original_name {timer0/control_reg[4]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[5]} .original_name {{timer0/control_reg[5]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[5]} .single_bit_orig_name {timer0/control_reg[5]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[5]/Q} .original_name {timer0/control_reg[5]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[6]} .original_name {{timer0/control_reg[6]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[6]} .single_bit_orig_name {timer0/control_reg[6]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[6]/Q} .original_name {timer0/control_reg[6]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[7]} .original_name {{timer0/control_reg[7]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[7]} .single_bit_orig_name {timer0/control_reg[7]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[7]/Q} .original_name {timer0/control_reg[7]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[8]} .original_name {{timer0/control_reg[8]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[8]} .single_bit_orig_name {timer0/control_reg[8]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[8]/Q} .original_name {timer0/control_reg[8]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[9]} .original_name {{timer0/control_reg[9]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[9]} .single_bit_orig_name {timer0/control_reg[9]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[9]/Q} .original_name {timer0/control_reg[9]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[14]} .original_name {{timer0/control_reg[14]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[14]} .single_bit_orig_name {timer0/control_reg[14]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[14]/Q} .original_name {timer0/control_reg[14]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[15]} .original_name {{timer0/control_reg[15]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[15]} .single_bit_orig_name {timer0/control_reg[15]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[15]/Q} .original_name {timer0/control_reg[15]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[16]} .original_name {{timer0/control_reg[16]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[16]} .single_bit_orig_name {timer0/control_reg[16]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[16]/QN} .original_name {timer0/control_reg[16]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[17]} .original_name {{timer0/control_reg[17]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[17]} .single_bit_orig_name {timer0/control_reg[17]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[17]/Q} .original_name {timer0/control_reg[17]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[18]} .original_name {{timer0/control_reg[18]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[18]} .single_bit_orig_name {timer0/control_reg[18]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[18]/Q} .original_name {timer0/control_reg[18]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[2]} .original_name {{timer0/read_data[2]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[2]} .single_bit_orig_name {timer0/read_data[2]}
set_db -quiet {inst:MCU/timer0/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[2]/Q} .original_name {timer0/read_data[2]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[3]} .original_name {{timer0/read_data[3]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[3]} .single_bit_orig_name {timer0/read_data[3]}
set_db -quiet {inst:MCU/timer0/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[3]/Q} .original_name {timer0/read_data[3]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[4]} .original_name {{timer0/read_data[4]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[4]} .single_bit_orig_name {timer0/read_data[4]}
set_db -quiet {inst:MCU/timer0/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[4]/Q} .original_name {timer0/read_data[4]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[5]} .original_name {{timer0/read_data[5]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[5]} .single_bit_orig_name {timer0/read_data[5]}
set_db -quiet {inst:MCU/timer0/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[5]/Q} .original_name {timer0/read_data[5]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[6]} .original_name {{timer0/read_data[6]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[6]} .single_bit_orig_name {timer0/read_data[6]}
set_db -quiet {inst:MCU/timer0/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[6]/Q} .original_name {timer0/read_data[6]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[7]} .original_name {{timer0/read_data[7]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[7]} .single_bit_orig_name {timer0/read_data[7]}
set_db -quiet {inst:MCU/timer0/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[7]/Q} .original_name {timer0/read_data[7]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[8]} .original_name {{timer0/read_data[8]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[8]} .single_bit_orig_name {timer0/read_data[8]}
set_db -quiet {inst:MCU/timer0/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[8]/Q} .original_name {timer0/read_data[8]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[9]} .original_name {{timer0/read_data[9]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[9]} .single_bit_orig_name {timer0/read_data[9]}
set_db -quiet {inst:MCU/timer0/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[9]/Q} .original_name {timer0/read_data[9]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[10]} .original_name {{timer0/read_data[10]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[10]} .single_bit_orig_name {timer0/read_data[10]}
set_db -quiet {inst:MCU/timer0/read_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[10]/Q} .original_name {timer0/read_data[10]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[11]} .original_name {{timer0/read_data[11]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[11]} .single_bit_orig_name {timer0/read_data[11]}
set_db -quiet {inst:MCU/timer0/read_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[11]/Q} .original_name {timer0/read_data[11]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[12]} .original_name {{timer0/read_data[12]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[12]} .single_bit_orig_name {timer0/read_data[12]}
set_db -quiet {inst:MCU/timer0/read_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[12]/Q} .original_name {timer0/read_data[12]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[13]} .original_name {{timer0/read_data[13]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[13]} .single_bit_orig_name {timer0/read_data[13]}
set_db -quiet {inst:MCU/timer0/read_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[13]/Q} .original_name {timer0/read_data[13]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[14]} .original_name {{timer0/read_data[14]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[14]} .single_bit_orig_name {timer0/read_data[14]}
set_db -quiet {inst:MCU/timer0/read_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[14]/Q} .original_name {timer0/read_data[14]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[18]} .original_name {{timer0/read_data[18]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[18]} .single_bit_orig_name {timer0/read_data[18]}
set_db -quiet {inst:MCU/timer0/read_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[18]/Q} .original_name {timer0/read_data[18]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[19]} .original_name {{timer0/read_data[19]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[19]} .single_bit_orig_name {timer0/read_data[19]}
set_db -quiet {inst:MCU/timer0/read_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[19]/Q} .original_name {timer0/read_data[19]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[20]} .original_name {{timer0/read_data[20]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[20]} .single_bit_orig_name {timer0/read_data[20]}
set_db -quiet {inst:MCU/timer0/read_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[20]/Q} .original_name {timer0/read_data[20]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[21]} .original_name {{timer0/read_data[21]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[21]} .single_bit_orig_name {timer0/read_data[21]}
set_db -quiet {inst:MCU/timer0/read_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[21]/Q} .original_name {timer0/read_data[21]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[22]} .original_name {{timer0/read_data[22]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[22]} .single_bit_orig_name {timer0/read_data[22]}
set_db -quiet {inst:MCU/timer0/read_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[22]/Q} .original_name {timer0/read_data[22]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[23]} .original_name {{timer0/read_data[23]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[23]} .single_bit_orig_name {timer0/read_data[23]}
set_db -quiet {inst:MCU/timer0/read_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[23]/Q} .original_name {timer0/read_data[23]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[24]} .original_name {{timer0/read_data[24]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[24]} .single_bit_orig_name {timer0/read_data[24]}
set_db -quiet {inst:MCU/timer0/read_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[24]/Q} .original_name {timer0/read_data[24]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[25]} .original_name {{timer0/read_data[25]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[25]} .single_bit_orig_name {timer0/read_data[25]}
set_db -quiet {inst:MCU/timer0/read_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[25]/Q} .original_name {timer0/read_data[25]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[26]} .original_name {{timer0/read_data[26]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[26]} .single_bit_orig_name {timer0/read_data[26]}
set_db -quiet {inst:MCU/timer0/read_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[26]/Q} .original_name {timer0/read_data[26]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[28]} .original_name {{timer0/read_data[28]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[28]} .single_bit_orig_name {timer0/read_data[28]}
set_db -quiet {inst:MCU/timer0/read_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[28]/Q} .original_name {timer0/read_data[28]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[30]} .original_name {{timer0/read_data[30]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[30]} .single_bit_orig_name {timer0/read_data[30]}
set_db -quiet {inst:MCU/timer0/read_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[30]/Q} .original_name {timer0/read_data[30]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[31]} .original_name {{timer0/read_data[31]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[31]} .single_bit_orig_name {timer0/read_data[31]}
set_db -quiet {inst:MCU/timer0/read_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[31]/Q} .original_name {timer0/read_data[31]/q}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[0]} .original_name {{timer0/status_reg_latched[0]}}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[0]} .single_bit_orig_name {timer0/status_reg_latched[0]}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/status_reg_latched_reg[0]/Q} .original_name {timer0/status_reg_latched[0]/q}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[1]} .original_name {{timer0/status_reg_latched[1]}}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[1]} .single_bit_orig_name {timer0/status_reg_latched[1]}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/status_reg_latched_reg[1]/Q} .original_name {timer0/status_reg_latched[1]/q}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[2]} .original_name {{timer0/status_reg_latched[2]}}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[2]} .single_bit_orig_name {timer0/status_reg_latched[2]}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/status_reg_latched_reg[2]/Q} .original_name {timer0/status_reg_latched[2]/q}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[3]} .original_name {{timer0/status_reg_latched[3]}}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[3]} .single_bit_orig_name {timer0/status_reg_latched[3]}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/status_reg_latched_reg[3]/Q} .original_name {timer0/status_reg_latched[3]/q}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[4]} .original_name {{timer0/status_reg_latched[4]}}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[4]} .single_bit_orig_name {timer0/status_reg_latched[4]}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/status_reg_latched_reg[4]/Q} .original_name {timer0/status_reg_latched[4]/q}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[5]} .original_name {{timer0/status_reg_latched[5]}}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[5]} .single_bit_orig_name {timer0/status_reg_latched[5]}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/status_reg_latched_reg[5]/Q} .original_name {timer0/status_reg_latched[5]/q}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[6]} .original_name {{timer0/status_reg_latched[6]}}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[6]} .single_bit_orig_name {timer0/status_reg_latched[6]}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/status_reg_latched_reg[6]/Q} .original_name {timer0/status_reg_latched[6]/q}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[7]} .original_name {{timer0/status_reg_latched[7]}}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[7]} .single_bit_orig_name {timer0/status_reg_latched[7]}
set_db -quiet {inst:MCU/timer0/status_reg_latched_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/status_reg_latched_reg[7]/Q} .original_name {timer0/status_reg_latched[7]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[0]} .original_name {{timer0/timer_value_write[0]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[0]} .single_bit_orig_name {timer0/timer_value_write[0]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[0]/Q} .original_name {timer0/timer_value_write[0]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[1]} .original_name {{timer0/timer_value_write[1]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[1]} .single_bit_orig_name {timer0/timer_value_write[1]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[1]/Q} .original_name {timer0/timer_value_write[1]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[2]} .original_name {{timer0/timer_value_write[2]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[2]} .single_bit_orig_name {timer0/timer_value_write[2]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[2]/Q} .original_name {timer0/timer_value_write[2]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[3]} .original_name {{timer0/timer_value_write[3]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[3]} .single_bit_orig_name {timer0/timer_value_write[3]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[3]/Q} .original_name {timer0/timer_value_write[3]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[4]} .original_name {{timer0/timer_value_write[4]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[4]} .single_bit_orig_name {timer0/timer_value_write[4]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[4]/Q} .original_name {timer0/timer_value_write[4]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[5]} .original_name {{timer0/timer_value_write[5]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[5]} .single_bit_orig_name {timer0/timer_value_write[5]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[5]/Q} .original_name {timer0/timer_value_write[5]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[6]} .original_name {{timer0/timer_value_write[6]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[6]} .single_bit_orig_name {timer0/timer_value_write[6]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[6]/Q} .original_name {timer0/timer_value_write[6]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[7]} .original_name {{timer0/timer_value_write[7]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[7]} .single_bit_orig_name {timer0/timer_value_write[7]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[7]/Q} .original_name {timer0/timer_value_write[7]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[8]} .original_name {{timer0/timer_value_write[8]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[8]} .single_bit_orig_name {timer0/timer_value_write[8]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[8]/Q} .original_name {timer0/timer_value_write[8]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[9]} .original_name {{timer0/timer_value_write[9]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[9]} .single_bit_orig_name {timer0/timer_value_write[9]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[9]/Q} .original_name {timer0/timer_value_write[9]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[10]} .original_name {{timer0/timer_value_write[10]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[10]} .single_bit_orig_name {timer0/timer_value_write[10]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[10]/Q} .original_name {timer0/timer_value_write[10]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[11]} .original_name {{timer0/timer_value_write[11]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[11]} .single_bit_orig_name {timer0/timer_value_write[11]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[11]/Q} .original_name {timer0/timer_value_write[11]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[12]} .original_name {{timer0/timer_value_write[12]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[12]} .single_bit_orig_name {timer0/timer_value_write[12]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[12]/Q} .original_name {timer0/timer_value_write[12]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[13]} .original_name {{timer0/timer_value_write[13]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[13]} .single_bit_orig_name {timer0/timer_value_write[13]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[13]/Q} .original_name {timer0/timer_value_write[13]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[14]} .original_name {{timer0/timer_value_write[14]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[14]} .single_bit_orig_name {timer0/timer_value_write[14]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[14]/Q} .original_name {timer0/timer_value_write[14]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[15]} .original_name {{timer0/timer_value_write[15]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[15]} .single_bit_orig_name {timer0/timer_value_write[15]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[15]/Q} .original_name {timer0/timer_value_write[15]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[16]} .original_name {{timer0/timer_value_write[16]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[16]} .single_bit_orig_name {timer0/timer_value_write[16]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[16]/Q} .original_name {timer0/timer_value_write[16]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[17]} .original_name {{timer0/timer_value_write[17]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[17]} .single_bit_orig_name {timer0/timer_value_write[17]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[17]/Q} .original_name {timer0/timer_value_write[17]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[18]} .original_name {{timer0/timer_value_write[18]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[18]} .single_bit_orig_name {timer0/timer_value_write[18]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[18]/Q} .original_name {timer0/timer_value_write[18]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[19]} .original_name {{timer0/timer_value_write[19]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[19]} .single_bit_orig_name {timer0/timer_value_write[19]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[19]/Q} .original_name {timer0/timer_value_write[19]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[20]} .original_name {{timer0/timer_value_write[20]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[20]} .single_bit_orig_name {timer0/timer_value_write[20]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[20]/Q} .original_name {timer0/timer_value_write[20]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[21]} .original_name {{timer0/timer_value_write[21]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[21]} .single_bit_orig_name {timer0/timer_value_write[21]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[21]/Q} .original_name {timer0/timer_value_write[21]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[22]} .original_name {{timer0/timer_value_write[22]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[22]} .single_bit_orig_name {timer0/timer_value_write[22]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[22]/Q} .original_name {timer0/timer_value_write[22]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[23]} .original_name {{timer0/timer_value_write[23]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[23]} .single_bit_orig_name {timer0/timer_value_write[23]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[23]/Q} .original_name {timer0/timer_value_write[23]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[24]} .original_name {{timer0/timer_value_write[24]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[24]} .single_bit_orig_name {timer0/timer_value_write[24]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[24]/Q} .original_name {timer0/timer_value_write[24]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[25]} .original_name {{timer0/timer_value_write[25]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[25]} .single_bit_orig_name {timer0/timer_value_write[25]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[25]/Q} .original_name {timer0/timer_value_write[25]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[26]} .original_name {{timer0/timer_value_write[26]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[26]} .single_bit_orig_name {timer0/timer_value_write[26]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[26]/Q} .original_name {timer0/timer_value_write[26]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[27]} .original_name {{timer0/timer_value_write[27]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[27]} .single_bit_orig_name {timer0/timer_value_write[27]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[27]/Q} .original_name {timer0/timer_value_write[27]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[28]} .original_name {{timer0/timer_value_write[28]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[28]} .single_bit_orig_name {timer0/timer_value_write[28]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[28]/Q} .original_name {timer0/timer_value_write[28]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[29]} .original_name {{timer0/timer_value_write[29]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[29]} .single_bit_orig_name {timer0/timer_value_write[29]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[29]/Q} .original_name {timer0/timer_value_write[29]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[30]} .original_name {{timer0/timer_value_write[30]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[30]} .single_bit_orig_name {timer0/timer_value_write[30]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[30]/Q} .original_name {timer0/timer_value_write[30]/q}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[31]} .original_name {{timer0/timer_value_write[31]}}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[31]} .single_bit_orig_name {timer0/timer_value_write[31]}
set_db -quiet {inst:MCU/timer0/timer_value_write_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_write_reg[31]/Q} .original_name {timer0/timer_value_write[31]/q}
set_db -quiet inst:MCU/timer0/clear_capture0_flag_reg .original_name timer0/clear_capture0_flag
set_db -quiet inst:MCU/timer0/clear_capture0_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/clear_capture0_flag_reg .single_bit_orig_name timer0/clear_capture0_flag
set_db -quiet inst:MCU/timer0/clear_capture0_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/clear_capture0_flag_reg/Q .original_name timer0/clear_capture0_flag/q
set_db -quiet inst:MCU/timer0/clear_capture1_flag_reg .original_name timer0/clear_capture1_flag
set_db -quiet inst:MCU/timer0/clear_capture1_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/clear_capture1_flag_reg .single_bit_orig_name timer0/clear_capture1_flag
set_db -quiet inst:MCU/timer0/clear_capture1_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/clear_capture1_flag_reg/Q .original_name timer0/clear_capture1_flag/q
set_db -quiet inst:MCU/timer0/clear_compare0_flag_reg .original_name timer0/clear_compare0_flag
set_db -quiet inst:MCU/timer0/clear_compare0_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/clear_compare0_flag_reg .single_bit_orig_name timer0/clear_compare0_flag
set_db -quiet inst:MCU/timer0/clear_compare0_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/clear_compare0_flag_reg/Q .original_name timer0/clear_compare0_flag/q
set_db -quiet inst:MCU/timer0/clear_compare1_flag_reg .original_name timer0/clear_compare1_flag
set_db -quiet inst:MCU/timer0/clear_compare1_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/clear_compare1_flag_reg .single_bit_orig_name timer0/clear_compare1_flag
set_db -quiet inst:MCU/timer0/clear_compare1_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/clear_compare1_flag_reg/Q .original_name timer0/clear_compare1_flag/q
set_db -quiet inst:MCU/timer0/clear_compare2_flag_reg .original_name timer0/clear_compare2_flag
set_db -quiet inst:MCU/timer0/clear_compare2_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/clear_compare2_flag_reg .single_bit_orig_name timer0/clear_compare2_flag
set_db -quiet inst:MCU/timer0/clear_compare2_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/clear_compare2_flag_reg/Q .original_name timer0/clear_compare2_flag/q
set_db -quiet inst:MCU/timer0/clear_overflow_flag_reg .original_name timer0/clear_overflow_flag
set_db -quiet inst:MCU/timer0/clear_overflow_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/clear_overflow_flag_reg .single_bit_orig_name timer0/clear_overflow_flag
set_db -quiet inst:MCU/timer0/clear_overflow_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/clear_overflow_flag_reg/Q .original_name timer0/clear_overflow_flag/q
set_db -quiet inst:MCU/timer0/compare0_int_flag_reg .original_name timer0/compare0_int_flag
set_db -quiet inst:MCU/timer0/compare0_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/compare0_int_flag_reg .single_bit_orig_name timer0/compare0_int_flag
set_db -quiet inst:MCU/timer0/compare0_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/compare0_int_flag_reg/Q .original_name timer0/compare0_int_flag/q
set_db -quiet inst:MCU/timer0/compare0_output_reg .original_name timer0/compare0_output
set_db -quiet inst:MCU/timer0/compare0_output_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/compare0_output_reg .single_bit_orig_name timer0/compare0_output
set_db -quiet inst:MCU/timer0/compare0_output_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/compare0_output_reg/Q .original_name timer0/compare0_output/q
set_db -quiet inst:MCU/timer0/compare1_int_flag_reg .original_name timer0/compare1_int_flag
set_db -quiet inst:MCU/timer0/compare1_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/compare1_int_flag_reg .single_bit_orig_name timer0/compare1_int_flag
set_db -quiet inst:MCU/timer0/compare1_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/compare1_int_flag_reg/Q .original_name timer0/compare1_int_flag/q
set_db -quiet inst:MCU/timer0/compare1_output_reg .original_name timer0/compare1_output
set_db -quiet inst:MCU/timer0/compare1_output_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/compare1_output_reg .single_bit_orig_name timer0/compare1_output
set_db -quiet inst:MCU/timer0/compare1_output_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/compare1_output_reg/Q .original_name timer0/compare1_output/q
set_db -quiet inst:MCU/timer0/compare2_int_flag_reg .original_name timer0/compare2_int_flag
set_db -quiet inst:MCU/timer0/compare2_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/compare2_int_flag_reg .single_bit_orig_name timer0/compare2_int_flag
set_db -quiet inst:MCU/timer0/compare2_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/compare2_int_flag_reg/Q .original_name timer0/compare2_int_flag/q
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[9]} .original_name {{timer0/compare2_reg[9]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[9]} .single_bit_orig_name {timer0/compare2_reg[9]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[9]/Q} .original_name {timer0/compare2_reg[9]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[22]} .original_name {{timer0/compare2_reg[22]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[22]} .single_bit_orig_name {timer0/compare2_reg[22]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[22]/Q} .original_name {timer0/compare2_reg[22]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[28]} .original_name {{timer0/compare2_reg[28]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[28]} .single_bit_orig_name {timer0/compare2_reg[28]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[28]/Q} .original_name {timer0/compare2_reg[28]/q}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[29]} .original_name {{timer0/compare2_reg[29]}}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[29]} .single_bit_orig_name {timer0/compare2_reg[29]}
set_db -quiet {inst:MCU/timer0/compare2_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/compare2_reg_reg[29]/QN} .original_name {timer0/compare2_reg[29]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[13]} .original_name {{timer0/control_reg[13]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[13]} .single_bit_orig_name {timer0/control_reg[13]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[13]/Q} .original_name {timer0/control_reg[13]/q}
set_db -quiet {inst:MCU/timer0/control_reg_reg[19]} .original_name {{timer0/control_reg[19]}}
set_db -quiet {inst:MCU/timer0/control_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/control_reg_reg[19]} .single_bit_orig_name {timer0/control_reg[19]}
set_db -quiet {inst:MCU/timer0/control_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/control_reg_reg[19]/Q} .original_name {timer0/control_reg[19]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[0]} .original_name {{timer0/divider_counter[0]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[0]} .single_bit_orig_name {timer0/divider_counter[0]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[0]/QN} .original_name {timer0/divider_counter[0]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[1]} .original_name {{timer0/divider_counter[1]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[1]} .single_bit_orig_name {timer0/divider_counter[1]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[1]/Q} .original_name {timer0/divider_counter[1]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[2]} .original_name {{timer0/divider_counter[2]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[2]} .single_bit_orig_name {timer0/divider_counter[2]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[2]/Q} .original_name {timer0/divider_counter[2]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[3]} .original_name {{timer0/divider_counter[3]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[3]} .single_bit_orig_name {timer0/divider_counter[3]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[3]/Q} .original_name {timer0/divider_counter[3]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[4]} .original_name {{timer0/divider_counter[4]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[4]} .single_bit_orig_name {timer0/divider_counter[4]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[4]/Q} .original_name {timer0/divider_counter[4]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[5]} .original_name {{timer0/divider_counter[5]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[5]} .single_bit_orig_name {timer0/divider_counter[5]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[5]/Q} .original_name {timer0/divider_counter[5]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[6]} .original_name {{timer0/divider_counter[6]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[6]} .single_bit_orig_name {timer0/divider_counter[6]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[6]/Q} .original_name {timer0/divider_counter[6]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[7]} .original_name {{timer0/divider_counter[7]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[7]} .single_bit_orig_name {timer0/divider_counter[7]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[7]/Q} .original_name {timer0/divider_counter[7]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[8]} .original_name {{timer0/divider_counter[8]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[8]} .single_bit_orig_name {timer0/divider_counter[8]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[8]/Q} .original_name {timer0/divider_counter[8]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[9]} .original_name {{timer0/divider_counter[9]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[9]} .single_bit_orig_name {timer0/divider_counter[9]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[9]/Q} .original_name {timer0/divider_counter[9]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[10]} .original_name {{timer0/divider_counter[10]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[10]} .single_bit_orig_name {timer0/divider_counter[10]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[10]/Q} .original_name {timer0/divider_counter[10]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[11]} .original_name {{timer0/divider_counter[11]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[11]} .single_bit_orig_name {timer0/divider_counter[11]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[11]/Q} .original_name {timer0/divider_counter[11]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[12]} .original_name {{timer0/divider_counter[12]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[12]} .single_bit_orig_name {timer0/divider_counter[12]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[12]/Q} .original_name {timer0/divider_counter[12]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[13]} .original_name {{timer0/divider_counter[13]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[13]} .single_bit_orig_name {timer0/divider_counter[13]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[13]/Q} .original_name {timer0/divider_counter[13]/q}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[14]} .original_name {{timer0/divider_counter[14]}}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/divider_counter_reg[14]} .single_bit_orig_name {timer0/divider_counter[14]}
set_db -quiet {inst:MCU/timer0/divider_counter_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/divider_counter_reg[14]/QN} .original_name {timer0/divider_counter[14]/q}
set_db -quiet inst:MCU/timer0/latch_timer_value_reg .original_name timer0/latch_timer_value
set_db -quiet inst:MCU/timer0/latch_timer_value_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/latch_timer_value_reg .single_bit_orig_name timer0/latch_timer_value
set_db -quiet inst:MCU/timer0/latch_timer_value_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/latch_timer_value_reg/Q .original_name timer0/latch_timer_value/q
set_db -quiet inst:MCU/timer0/overflow_int_flag_reg .original_name timer0/overflow_int_flag
set_db -quiet inst:MCU/timer0/overflow_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer0/overflow_int_flag_reg .single_bit_orig_name timer0/overflow_int_flag
set_db -quiet inst:MCU/timer0/overflow_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer0/overflow_int_flag_reg/Q .original_name timer0/overflow_int_flag/q
set_db -quiet {inst:MCU/timer0/read_data_reg[0]} .original_name {{timer0/read_data[0]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[0]} .single_bit_orig_name {timer0/read_data[0]}
set_db -quiet {inst:MCU/timer0/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[0]/Q} .original_name {timer0/read_data[0]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[1]} .original_name {{timer0/read_data[1]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[1]} .single_bit_orig_name {timer0/read_data[1]}
set_db -quiet {inst:MCU/timer0/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[1]/Q} .original_name {timer0/read_data[1]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[15]} .original_name {{timer0/read_data[15]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[15]} .single_bit_orig_name {timer0/read_data[15]}
set_db -quiet {inst:MCU/timer0/read_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[15]/Q} .original_name {timer0/read_data[15]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[16]} .original_name {{timer0/read_data[16]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[16]} .single_bit_orig_name {timer0/read_data[16]}
set_db -quiet {inst:MCU/timer0/read_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[16]/Q} .original_name {timer0/read_data[16]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[17]} .original_name {{timer0/read_data[17]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[17]} .single_bit_orig_name {timer0/read_data[17]}
set_db -quiet {inst:MCU/timer0/read_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[17]/Q} .original_name {timer0/read_data[17]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[27]} .original_name {{timer0/read_data[27]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[27]} .single_bit_orig_name {timer0/read_data[27]}
set_db -quiet {inst:MCU/timer0/read_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[27]/Q} .original_name {timer0/read_data[27]/q}
set_db -quiet {inst:MCU/timer0/read_data_reg[29]} .original_name {{timer0/read_data[29]}}
set_db -quiet {inst:MCU/timer0/read_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/read_data_reg[29]} .single_bit_orig_name {timer0/read_data[29]}
set_db -quiet {inst:MCU/timer0/read_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/read_data_reg[29]/Q} .original_name {timer0/read_data[29]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[0]} .original_name {{timer0/timer_value[0]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[0]} .single_bit_orig_name {timer0/timer_value[0]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[0]/Q} .original_name {timer0/timer_value[0]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[1]} .original_name {{timer0/timer_value[1]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[1]} .single_bit_orig_name {timer0/timer_value[1]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[1]/Q} .original_name {timer0/timer_value[1]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[2]} .original_name {{timer0/timer_value[2]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[2]} .single_bit_orig_name {timer0/timer_value[2]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[2]/Q} .original_name {timer0/timer_value[2]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[3]} .original_name {{timer0/timer_value[3]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[3]} .single_bit_orig_name {timer0/timer_value[3]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[3]/Q} .original_name {timer0/timer_value[3]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[4]} .original_name {{timer0/timer_value[4]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[4]} .single_bit_orig_name {timer0/timer_value[4]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[4]/Q} .original_name {timer0/timer_value[4]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[5]} .original_name {{timer0/timer_value[5]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[5]} .single_bit_orig_name {timer0/timer_value[5]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[5]/Q} .original_name {timer0/timer_value[5]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[6]} .original_name {{timer0/timer_value[6]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[6]} .single_bit_orig_name {timer0/timer_value[6]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[6]/Q} .original_name {timer0/timer_value[6]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[7]} .original_name {{timer0/timer_value[7]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[7]} .single_bit_orig_name {timer0/timer_value[7]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[7]/Q} .original_name {timer0/timer_value[7]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[8]} .original_name {{timer0/timer_value[8]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[8]} .single_bit_orig_name {timer0/timer_value[8]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[8]/Q} .original_name {timer0/timer_value[8]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[9]} .original_name {{timer0/timer_value[9]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[9]} .single_bit_orig_name {timer0/timer_value[9]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[9]/Q} .original_name {timer0/timer_value[9]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[10]} .original_name {{timer0/timer_value[10]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[10]} .single_bit_orig_name {timer0/timer_value[10]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[10]/Q} .original_name {timer0/timer_value[10]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[11]} .original_name {{timer0/timer_value[11]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[11]} .single_bit_orig_name {timer0/timer_value[11]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[11]/Q} .original_name {timer0/timer_value[11]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[12]} .original_name {{timer0/timer_value[12]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[12]} .single_bit_orig_name {timer0/timer_value[12]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[12]/Q} .original_name {timer0/timer_value[12]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[13]} .original_name {{timer0/timer_value[13]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[13]} .single_bit_orig_name {timer0/timer_value[13]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[13]/Q} .original_name {timer0/timer_value[13]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[14]} .original_name {{timer0/timer_value[14]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[14]} .single_bit_orig_name {timer0/timer_value[14]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[14]/Q} .original_name {timer0/timer_value[14]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[15]} .original_name {{timer0/timer_value[15]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[15]} .single_bit_orig_name {timer0/timer_value[15]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[15]/Q} .original_name {timer0/timer_value[15]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[16]} .original_name {{timer0/timer_value[16]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[16]} .single_bit_orig_name {timer0/timer_value[16]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[16]/Q} .original_name {timer0/timer_value[16]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[17]} .original_name {{timer0/timer_value[17]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[17]} .single_bit_orig_name {timer0/timer_value[17]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[17]/Q} .original_name {timer0/timer_value[17]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[18]} .original_name {{timer0/timer_value[18]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[18]} .single_bit_orig_name {timer0/timer_value[18]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[18]/Q} .original_name {timer0/timer_value[18]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[19]} .original_name {{timer0/timer_value[19]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[19]} .single_bit_orig_name {timer0/timer_value[19]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[19]/Q} .original_name {timer0/timer_value[19]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[20]} .original_name {{timer0/timer_value[20]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[20]} .single_bit_orig_name {timer0/timer_value[20]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[20]/Q} .original_name {timer0/timer_value[20]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[21]} .original_name {{timer0/timer_value[21]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[21]} .single_bit_orig_name {timer0/timer_value[21]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[21]/Q} .original_name {timer0/timer_value[21]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[22]} .original_name {{timer0/timer_value[22]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[22]} .single_bit_orig_name {timer0/timer_value[22]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[22]/Q} .original_name {timer0/timer_value[22]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[23]} .original_name {{timer0/timer_value[23]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[23]} .single_bit_orig_name {timer0/timer_value[23]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[23]/Q} .original_name {timer0/timer_value[23]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[24]} .original_name {{timer0/timer_value[24]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[24]} .single_bit_orig_name {timer0/timer_value[24]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[24]/Q} .original_name {timer0/timer_value[24]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[25]} .original_name {{timer0/timer_value[25]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[25]} .single_bit_orig_name {timer0/timer_value[25]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[25]/Q} .original_name {timer0/timer_value[25]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[26]} .original_name {{timer0/timer_value[26]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[26]} .single_bit_orig_name {timer0/timer_value[26]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[26]/Q} .original_name {timer0/timer_value[26]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[27]} .original_name {{timer0/timer_value[27]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[27]} .single_bit_orig_name {timer0/timer_value[27]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[27]/Q} .original_name {timer0/timer_value[27]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[28]} .original_name {{timer0/timer_value[28]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[28]} .single_bit_orig_name {timer0/timer_value[28]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[28]/Q} .original_name {timer0/timer_value[28]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[29]} .original_name {{timer0/timer_value[29]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[29]} .single_bit_orig_name {timer0/timer_value[29]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[29]/Q} .original_name {timer0/timer_value[29]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[30]} .original_name {{timer0/timer_value[30]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[30]} .single_bit_orig_name {timer0/timer_value[30]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[30]/Q} .original_name {timer0/timer_value[30]/q}
set_db -quiet {inst:MCU/timer0/timer_value_reg[31]} .original_name {{timer0/timer_value[31]}}
set_db -quiet {inst:MCU/timer0/timer_value_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer0/timer_value_reg[31]} .single_bit_orig_name {timer0/timer_value[31]}
set_db -quiet {inst:MCU/timer0/timer_value_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer0/timer_value_reg[31]/Q} .original_name {timer0/timer_value[31]/q}
set_db -quiet module:MCU/TIMER_2721 .hdl_user_name TIMER
set_db -quiet module:MCU/TIMER_2721 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/TIMER.vhd} {../hdl} {}}}
set_db -quiet module:MCU/TIMER_2721 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/TIMER_2721 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_257 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_257 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_257 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_257 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST265/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST265/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_258 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_258 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_258 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_258 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST266/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST266/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_259 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_259 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_259 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_259 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST267/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST267/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_260 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_260 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_260 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_260 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST268/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST268/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_261 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_261 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_261 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_261 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST269/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST269/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_262 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_262 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_262 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_262 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST270/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST270/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_263 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_263 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_263 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_263 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST271/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST271/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_264 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_264 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_264 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_264 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST272/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST272/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_265 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_265 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_265 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_265 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST273/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST273/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_266 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_266 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_266 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_266 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST274/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST274/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_267 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_267 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_267 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_267 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST275/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST275/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_268 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_268 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_268 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_268 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST276/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST276/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_269 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_269 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_269 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_269 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST277/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST277/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_270 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_270 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_270 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_270 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST278/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST278/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_271 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_271 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_271 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_271 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST279/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST279/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_272 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_272 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_272 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_272 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST280/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST280/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_273 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_273 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_273 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_273 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST281/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST281/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_274 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_274 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_274 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_274 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST282/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST282/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_275 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_275 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_275 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_275 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST283/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST283/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_276 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_276 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_276 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_276 .boundary_opto strict_no
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST284/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/timer1/RC_CG_HIER_INST284/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_3 .hdl_user_name ClockMuxGlitchFree
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_3 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClockMuxGlitchFree_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_3 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClockMuxGlitchFree_CLK_COUNT4_SEL_WIDTH2_CLK_DEFAULT0_3 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].CG1} .original_name {{timer1/clk_mux/MuxGen[0].CG1}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].CG1} .single_bit_orig_name {timer1/clk_mux/MuxGen[0].CG1}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[0].CG1/ECK} .original_name {timer1/clk_mux/MuxGen[0].CG1/ECK}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].CG1} .original_name {{timer1/clk_mux/MuxGen[1].CG1}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].CG1} .single_bit_orig_name {timer1/clk_mux/MuxGen[1].CG1}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[1].CG1/ECK} .original_name {timer1/clk_mux/MuxGen[1].CG1/ECK}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[2].CG1} .original_name {{timer1/clk_mux/MuxGen[2].CG1}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[2].CG1} .single_bit_orig_name {timer1/clk_mux/MuxGen[2].CG1}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[2].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[2].CG1/ECK} .original_name {timer1/clk_mux/MuxGen[2].CG1/ECK}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[3].CG1} .original_name {{timer1/clk_mux/MuxGen[3].CG1}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[3].CG1} .single_bit_orig_name {timer1/clk_mux/MuxGen[3].CG1}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[3].CG1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[3].CG1/ECK} .original_name {timer1/clk_mux/MuxGen[3].CG1/ECK}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .original_name {{timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .single_bit_orig_name {timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q} .original_name {timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .original_name {{timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .single_bit_orig_name {timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q} .original_name {timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.DLYDFF0} .original_name {{timer1/clk_mux/MuxGen[1].OtherSlice.DLYDFF0}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.DLYDFF0} .single_bit_orig_name {timer1/clk_mux/MuxGen[1].OtherSlice.DLYDFF0}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.DLYDFF0/Q} .original_name {timer1/clk_mux/MuxGen[1].OtherSlice.DLYDFF0/Q}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .original_name {{timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .single_bit_orig_name {timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q} .original_name {timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1/Q}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .original_name {{timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .single_bit_orig_name {timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q} .original_name {timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF0/Q}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .original_name {{timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0}}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .single_bit_orig_name {timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0}
set_db -quiet {inst:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q} .original_name {timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/Q}
set_db -quiet module:MCU/ClkGate_8159 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8159 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8159 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8159 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/timer1/clock_gate_divider/CG1 .original_name timer1/clock_gate_divider/CG1
set_db -quiet inst:MCU/timer1/clock_gate_divider/CG1 .single_bit_orig_name timer1/clock_gate_divider/CG1
set_db -quiet inst:MCU/timer1/clock_gate_divider/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/clock_gate_divider/CG1/ECK .original_name timer1/clock_gate_divider/CG1/ECK
set_db -quiet module:MCU/ClkGate_8160 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8160 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8160 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8160 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/timer1/clock_gate_timer/CG1 .original_name timer1/clock_gate_timer/CG1
set_db -quiet inst:MCU/timer1/clock_gate_timer/CG1 .single_bit_orig_name timer1/clock_gate_timer/CG1
set_db -quiet inst:MCU/timer1/clock_gate_timer/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/clock_gate_timer/CG1/ECK .original_name timer1/clock_gate_timer/CG1/ECK
set_db -quiet {inst:MCU/timer1/control_reg_reg[10]} .original_name {{timer1/control_reg[10]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[10]} .single_bit_orig_name {timer1/control_reg[10]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[10]/Q} .original_name {timer1/control_reg[10]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[11]} .original_name {{timer1/control_reg[11]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[11]} .single_bit_orig_name {timer1/control_reg[11]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[11]/Q} .original_name {timer1/control_reg[11]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[12]} .original_name {{timer1/control_reg[12]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[12]} .single_bit_orig_name {timer1/control_reg[12]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[12]/Q} .original_name {timer1/control_reg[12]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[13]} .original_name {{timer1/control_reg[13]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[13]} .single_bit_orig_name {timer1/control_reg[13]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[13]/Q} .original_name {timer1/control_reg[13]/q}
set_db -quiet inst:MCU/timer1/capture0_int_flag_reg .original_name timer1/capture0_int_flag
set_db -quiet inst:MCU/timer1/capture0_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/capture0_int_flag_reg .single_bit_orig_name timer1/capture0_int_flag
set_db -quiet inst:MCU/timer1/capture0_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/capture0_int_flag_reg/Q .original_name timer1/capture0_int_flag/q
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[0]} .original_name {{timer1/capture0_latched[0]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[0]} .single_bit_orig_name {timer1/capture0_latched[0]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[0]/Q} .original_name {timer1/capture0_latched[0]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[1]} .original_name {{timer1/capture0_latched[1]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[1]} .single_bit_orig_name {timer1/capture0_latched[1]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[1]/Q} .original_name {timer1/capture0_latched[1]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[2]} .original_name {{timer1/capture0_latched[2]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[2]} .single_bit_orig_name {timer1/capture0_latched[2]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[2]/Q} .original_name {timer1/capture0_latched[2]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[3]} .original_name {{timer1/capture0_latched[3]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[3]} .single_bit_orig_name {timer1/capture0_latched[3]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[3]/Q} .original_name {timer1/capture0_latched[3]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[4]} .original_name {{timer1/capture0_latched[4]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[4]} .single_bit_orig_name {timer1/capture0_latched[4]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[4]/Q} .original_name {timer1/capture0_latched[4]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[5]} .original_name {{timer1/capture0_latched[5]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[5]} .single_bit_orig_name {timer1/capture0_latched[5]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[5]/Q} .original_name {timer1/capture0_latched[5]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[6]} .original_name {{timer1/capture0_latched[6]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[6]} .single_bit_orig_name {timer1/capture0_latched[6]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[6]/Q} .original_name {timer1/capture0_latched[6]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[7]} .original_name {{timer1/capture0_latched[7]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[7]} .single_bit_orig_name {timer1/capture0_latched[7]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[7]/Q} .original_name {timer1/capture0_latched[7]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[8]} .original_name {{timer1/capture0_latched[8]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[8]} .single_bit_orig_name {timer1/capture0_latched[8]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[8]/Q} .original_name {timer1/capture0_latched[8]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[9]} .original_name {{timer1/capture0_latched[9]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[9]} .single_bit_orig_name {timer1/capture0_latched[9]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[9]/Q} .original_name {timer1/capture0_latched[9]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[10]} .original_name {{timer1/capture0_latched[10]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[10]} .single_bit_orig_name {timer1/capture0_latched[10]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[10]/Q} .original_name {timer1/capture0_latched[10]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[11]} .original_name {{timer1/capture0_latched[11]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[11]} .single_bit_orig_name {timer1/capture0_latched[11]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[11]/Q} .original_name {timer1/capture0_latched[11]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[12]} .original_name {{timer1/capture0_latched[12]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[12]} .single_bit_orig_name {timer1/capture0_latched[12]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[12]/Q} .original_name {timer1/capture0_latched[12]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[13]} .original_name {{timer1/capture0_latched[13]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[13]} .single_bit_orig_name {timer1/capture0_latched[13]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[13]/Q} .original_name {timer1/capture0_latched[13]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[14]} .original_name {{timer1/capture0_latched[14]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[14]} .single_bit_orig_name {timer1/capture0_latched[14]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[14]/Q} .original_name {timer1/capture0_latched[14]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[15]} .original_name {{timer1/capture0_latched[15]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[15]} .single_bit_orig_name {timer1/capture0_latched[15]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[15]/Q} .original_name {timer1/capture0_latched[15]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[16]} .original_name {{timer1/capture0_latched[16]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[16]} .single_bit_orig_name {timer1/capture0_latched[16]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[16]/Q} .original_name {timer1/capture0_latched[16]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[17]} .original_name {{timer1/capture0_latched[17]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[17]} .single_bit_orig_name {timer1/capture0_latched[17]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[17]/Q} .original_name {timer1/capture0_latched[17]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[18]} .original_name {{timer1/capture0_latched[18]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[18]} .single_bit_orig_name {timer1/capture0_latched[18]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[18]/Q} .original_name {timer1/capture0_latched[18]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[19]} .original_name {{timer1/capture0_latched[19]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[19]} .single_bit_orig_name {timer1/capture0_latched[19]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[19]/Q} .original_name {timer1/capture0_latched[19]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[20]} .original_name {{timer1/capture0_latched[20]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[20]} .single_bit_orig_name {timer1/capture0_latched[20]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[20]/Q} .original_name {timer1/capture0_latched[20]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[21]} .original_name {{timer1/capture0_latched[21]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[21]} .single_bit_orig_name {timer1/capture0_latched[21]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[21]/Q} .original_name {timer1/capture0_latched[21]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[22]} .original_name {{timer1/capture0_latched[22]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[22]} .single_bit_orig_name {timer1/capture0_latched[22]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[22]/Q} .original_name {timer1/capture0_latched[22]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[23]} .original_name {{timer1/capture0_latched[23]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[23]} .single_bit_orig_name {timer1/capture0_latched[23]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[23]/Q} .original_name {timer1/capture0_latched[23]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[24]} .original_name {{timer1/capture0_latched[24]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[24]} .single_bit_orig_name {timer1/capture0_latched[24]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[24]/Q} .original_name {timer1/capture0_latched[24]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[25]} .original_name {{timer1/capture0_latched[25]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[25]} .single_bit_orig_name {timer1/capture0_latched[25]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[25]/Q} .original_name {timer1/capture0_latched[25]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[26]} .original_name {{timer1/capture0_latched[26]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[26]} .single_bit_orig_name {timer1/capture0_latched[26]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[26]/Q} .original_name {timer1/capture0_latched[26]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[27]} .original_name {{timer1/capture0_latched[27]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[27]} .single_bit_orig_name {timer1/capture0_latched[27]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[27]/Q} .original_name {timer1/capture0_latched[27]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[28]} .original_name {{timer1/capture0_latched[28]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[28]} .single_bit_orig_name {timer1/capture0_latched[28]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[28]/Q} .original_name {timer1/capture0_latched[28]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[29]} .original_name {{timer1/capture0_latched[29]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[29]} .single_bit_orig_name {timer1/capture0_latched[29]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[29]/Q} .original_name {timer1/capture0_latched[29]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[30]} .original_name {{timer1/capture0_latched[30]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[30]} .single_bit_orig_name {timer1/capture0_latched[30]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[30]/Q} .original_name {timer1/capture0_latched[30]/q}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[31]} .original_name {{timer1/capture0_latched[31]}}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[31]} .single_bit_orig_name {timer1/capture0_latched[31]}
set_db -quiet {inst:MCU/timer1/capture0_latched_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_latched_reg[31]/Q} .original_name {timer1/capture0_latched[31]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[0]} .original_name {{timer1/capture0_reg[0]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[0]} .single_bit_orig_name {timer1/capture0_reg[0]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[0]/QN} .original_name {timer1/capture0_reg[0]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[1]} .original_name {{timer1/capture0_reg[1]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[1]} .single_bit_orig_name {timer1/capture0_reg[1]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[1]/QN} .original_name {timer1/capture0_reg[1]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[2]} .original_name {{timer1/capture0_reg[2]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[2]} .single_bit_orig_name {timer1/capture0_reg[2]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[2]/QN} .original_name {timer1/capture0_reg[2]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[3]} .original_name {{timer1/capture0_reg[3]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[3]} .single_bit_orig_name {timer1/capture0_reg[3]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[3]/QN} .original_name {timer1/capture0_reg[3]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[4]} .original_name {{timer1/capture0_reg[4]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[4]} .single_bit_orig_name {timer1/capture0_reg[4]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[4]/QN} .original_name {timer1/capture0_reg[4]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[5]} .original_name {{timer1/capture0_reg[5]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[5]} .single_bit_orig_name {timer1/capture0_reg[5]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[5]/QN} .original_name {timer1/capture0_reg[5]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[6]} .original_name {{timer1/capture0_reg[6]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[6]} .single_bit_orig_name {timer1/capture0_reg[6]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[6]/QN} .original_name {timer1/capture0_reg[6]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[7]} .original_name {{timer1/capture0_reg[7]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[7]} .single_bit_orig_name {timer1/capture0_reg[7]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[7]/QN} .original_name {timer1/capture0_reg[7]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[8]} .original_name {{timer1/capture0_reg[8]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[8]} .single_bit_orig_name {timer1/capture0_reg[8]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[8]/QN} .original_name {timer1/capture0_reg[8]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[9]} .original_name {{timer1/capture0_reg[9]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[9]} .single_bit_orig_name {timer1/capture0_reg[9]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[9]/QN} .original_name {timer1/capture0_reg[9]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[10]} .original_name {{timer1/capture0_reg[10]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[10]} .single_bit_orig_name {timer1/capture0_reg[10]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[10]/QN} .original_name {timer1/capture0_reg[10]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[11]} .original_name {{timer1/capture0_reg[11]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[11]} .single_bit_orig_name {timer1/capture0_reg[11]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[11]/QN} .original_name {timer1/capture0_reg[11]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[12]} .original_name {{timer1/capture0_reg[12]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[12]} .single_bit_orig_name {timer1/capture0_reg[12]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[12]/QN} .original_name {timer1/capture0_reg[12]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[13]} .original_name {{timer1/capture0_reg[13]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[13]} .single_bit_orig_name {timer1/capture0_reg[13]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[13]/QN} .original_name {timer1/capture0_reg[13]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[14]} .original_name {{timer1/capture0_reg[14]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[14]} .single_bit_orig_name {timer1/capture0_reg[14]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[14]/QN} .original_name {timer1/capture0_reg[14]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[15]} .original_name {{timer1/capture0_reg[15]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[15]} .single_bit_orig_name {timer1/capture0_reg[15]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[15]/QN} .original_name {timer1/capture0_reg[15]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[16]} .original_name {{timer1/capture0_reg[16]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[16]} .single_bit_orig_name {timer1/capture0_reg[16]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[16]/QN} .original_name {timer1/capture0_reg[16]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[17]} .original_name {{timer1/capture0_reg[17]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[17]} .single_bit_orig_name {timer1/capture0_reg[17]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[17]/QN} .original_name {timer1/capture0_reg[17]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[18]} .original_name {{timer1/capture0_reg[18]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[18]} .single_bit_orig_name {timer1/capture0_reg[18]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[18]/QN} .original_name {timer1/capture0_reg[18]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[19]} .original_name {{timer1/capture0_reg[19]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[19]} .single_bit_orig_name {timer1/capture0_reg[19]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[19]/QN} .original_name {timer1/capture0_reg[19]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[20]} .original_name {{timer1/capture0_reg[20]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[20]} .single_bit_orig_name {timer1/capture0_reg[20]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[20]/QN} .original_name {timer1/capture0_reg[20]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[21]} .original_name {{timer1/capture0_reg[21]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[21]} .single_bit_orig_name {timer1/capture0_reg[21]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[21]/QN} .original_name {timer1/capture0_reg[21]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[22]} .original_name {{timer1/capture0_reg[22]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[22]} .single_bit_orig_name {timer1/capture0_reg[22]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[22]/QN} .original_name {timer1/capture0_reg[22]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[23]} .original_name {{timer1/capture0_reg[23]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[23]} .single_bit_orig_name {timer1/capture0_reg[23]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[23]/QN} .original_name {timer1/capture0_reg[23]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[24]} .original_name {{timer1/capture0_reg[24]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[24]} .single_bit_orig_name {timer1/capture0_reg[24]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[24]/QN} .original_name {timer1/capture0_reg[24]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[25]} .original_name {{timer1/capture0_reg[25]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[25]} .single_bit_orig_name {timer1/capture0_reg[25]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[25]/QN} .original_name {timer1/capture0_reg[25]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[26]} .original_name {{timer1/capture0_reg[26]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[26]} .single_bit_orig_name {timer1/capture0_reg[26]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[26]/QN} .original_name {timer1/capture0_reg[26]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[27]} .original_name {{timer1/capture0_reg[27]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[27]} .single_bit_orig_name {timer1/capture0_reg[27]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[27]/QN} .original_name {timer1/capture0_reg[27]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[28]} .original_name {{timer1/capture0_reg[28]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[28]} .single_bit_orig_name {timer1/capture0_reg[28]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[28]/QN} .original_name {timer1/capture0_reg[28]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[29]} .original_name {{timer1/capture0_reg[29]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[29]} .single_bit_orig_name {timer1/capture0_reg[29]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[29]/QN} .original_name {timer1/capture0_reg[29]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[30]} .original_name {{timer1/capture0_reg[30]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[30]} .single_bit_orig_name {timer1/capture0_reg[30]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[30]/QN} .original_name {timer1/capture0_reg[30]/q}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[31]} .original_name {{timer1/capture0_reg[31]}}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[31]} .single_bit_orig_name {timer1/capture0_reg[31]}
set_db -quiet {inst:MCU/timer1/capture0_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture0_reg_reg[31]/QN} .original_name {timer1/capture0_reg[31]/q}
set_db -quiet inst:MCU/timer1/capture1_int_flag_reg .original_name timer1/capture1_int_flag
set_db -quiet inst:MCU/timer1/capture1_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/capture1_int_flag_reg .single_bit_orig_name timer1/capture1_int_flag
set_db -quiet inst:MCU/timer1/capture1_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/capture1_int_flag_reg/Q .original_name timer1/capture1_int_flag/q
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[0]} .original_name {{timer1/capture1_latched[0]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[0]} .single_bit_orig_name {timer1/capture1_latched[0]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[0]/Q} .original_name {timer1/capture1_latched[0]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[1]} .original_name {{timer1/capture1_latched[1]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[1]} .single_bit_orig_name {timer1/capture1_latched[1]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[1]/Q} .original_name {timer1/capture1_latched[1]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[2]} .original_name {{timer1/capture1_latched[2]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[2]} .single_bit_orig_name {timer1/capture1_latched[2]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[2]/Q} .original_name {timer1/capture1_latched[2]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[3]} .original_name {{timer1/capture1_latched[3]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[3]} .single_bit_orig_name {timer1/capture1_latched[3]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[3]/Q} .original_name {timer1/capture1_latched[3]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[4]} .original_name {{timer1/capture1_latched[4]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[4]} .single_bit_orig_name {timer1/capture1_latched[4]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[4]/Q} .original_name {timer1/capture1_latched[4]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[5]} .original_name {{timer1/capture1_latched[5]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[5]} .single_bit_orig_name {timer1/capture1_latched[5]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[5]/Q} .original_name {timer1/capture1_latched[5]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[6]} .original_name {{timer1/capture1_latched[6]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[6]} .single_bit_orig_name {timer1/capture1_latched[6]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[6]/Q} .original_name {timer1/capture1_latched[6]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[7]} .original_name {{timer1/capture1_latched[7]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[7]} .single_bit_orig_name {timer1/capture1_latched[7]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[7]/Q} .original_name {timer1/capture1_latched[7]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[8]} .original_name {{timer1/capture1_latched[8]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[8]} .single_bit_orig_name {timer1/capture1_latched[8]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[8]/Q} .original_name {timer1/capture1_latched[8]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[9]} .original_name {{timer1/capture1_latched[9]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[9]} .single_bit_orig_name {timer1/capture1_latched[9]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[9]/Q} .original_name {timer1/capture1_latched[9]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[10]} .original_name {{timer1/capture1_latched[10]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[10]} .single_bit_orig_name {timer1/capture1_latched[10]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[10]/Q} .original_name {timer1/capture1_latched[10]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[11]} .original_name {{timer1/capture1_latched[11]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[11]} .single_bit_orig_name {timer1/capture1_latched[11]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[11]/Q} .original_name {timer1/capture1_latched[11]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[12]} .original_name {{timer1/capture1_latched[12]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[12]} .single_bit_orig_name {timer1/capture1_latched[12]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[12]/Q} .original_name {timer1/capture1_latched[12]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[13]} .original_name {{timer1/capture1_latched[13]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[13]} .single_bit_orig_name {timer1/capture1_latched[13]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[13]/Q} .original_name {timer1/capture1_latched[13]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[14]} .original_name {{timer1/capture1_latched[14]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[14]} .single_bit_orig_name {timer1/capture1_latched[14]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[14]/Q} .original_name {timer1/capture1_latched[14]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[15]} .original_name {{timer1/capture1_latched[15]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[15]} .single_bit_orig_name {timer1/capture1_latched[15]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[15]/Q} .original_name {timer1/capture1_latched[15]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[16]} .original_name {{timer1/capture1_latched[16]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[16]} .single_bit_orig_name {timer1/capture1_latched[16]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[16]/Q} .original_name {timer1/capture1_latched[16]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[17]} .original_name {{timer1/capture1_latched[17]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[17]} .single_bit_orig_name {timer1/capture1_latched[17]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[17]/Q} .original_name {timer1/capture1_latched[17]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[18]} .original_name {{timer1/capture1_latched[18]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[18]} .single_bit_orig_name {timer1/capture1_latched[18]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[18]/Q} .original_name {timer1/capture1_latched[18]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[19]} .original_name {{timer1/capture1_latched[19]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[19]} .single_bit_orig_name {timer1/capture1_latched[19]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[19]/Q} .original_name {timer1/capture1_latched[19]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[20]} .original_name {{timer1/capture1_latched[20]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[20]} .single_bit_orig_name {timer1/capture1_latched[20]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[20]/Q} .original_name {timer1/capture1_latched[20]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[21]} .original_name {{timer1/capture1_latched[21]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[21]} .single_bit_orig_name {timer1/capture1_latched[21]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[21]/Q} .original_name {timer1/capture1_latched[21]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[22]} .original_name {{timer1/capture1_latched[22]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[22]} .single_bit_orig_name {timer1/capture1_latched[22]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[22]/Q} .original_name {timer1/capture1_latched[22]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[23]} .original_name {{timer1/capture1_latched[23]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[23]} .single_bit_orig_name {timer1/capture1_latched[23]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[23]/Q} .original_name {timer1/capture1_latched[23]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[24]} .original_name {{timer1/capture1_latched[24]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[24]} .single_bit_orig_name {timer1/capture1_latched[24]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[24]/Q} .original_name {timer1/capture1_latched[24]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[25]} .original_name {{timer1/capture1_latched[25]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[25]} .single_bit_orig_name {timer1/capture1_latched[25]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[25]/Q} .original_name {timer1/capture1_latched[25]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[26]} .original_name {{timer1/capture1_latched[26]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[26]} .single_bit_orig_name {timer1/capture1_latched[26]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[26]/Q} .original_name {timer1/capture1_latched[26]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[27]} .original_name {{timer1/capture1_latched[27]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[27]} .single_bit_orig_name {timer1/capture1_latched[27]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[27]/Q} .original_name {timer1/capture1_latched[27]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[28]} .original_name {{timer1/capture1_latched[28]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[28]} .single_bit_orig_name {timer1/capture1_latched[28]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[28]/Q} .original_name {timer1/capture1_latched[28]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[29]} .original_name {{timer1/capture1_latched[29]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[29]} .single_bit_orig_name {timer1/capture1_latched[29]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[29]/Q} .original_name {timer1/capture1_latched[29]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[30]} .original_name {{timer1/capture1_latched[30]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[30]} .single_bit_orig_name {timer1/capture1_latched[30]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[30]/Q} .original_name {timer1/capture1_latched[30]/q}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[31]} .original_name {{timer1/capture1_latched[31]}}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[31]} .single_bit_orig_name {timer1/capture1_latched[31]}
set_db -quiet {inst:MCU/timer1/capture1_latched_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_latched_reg[31]/Q} .original_name {timer1/capture1_latched[31]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[0]} .original_name {{timer1/capture1_reg[0]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[0]} .single_bit_orig_name {timer1/capture1_reg[0]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[0]/QN} .original_name {timer1/capture1_reg[0]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[1]} .original_name {{timer1/capture1_reg[1]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[1]} .single_bit_orig_name {timer1/capture1_reg[1]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[1]/QN} .original_name {timer1/capture1_reg[1]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[2]} .original_name {{timer1/capture1_reg[2]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[2]} .single_bit_orig_name {timer1/capture1_reg[2]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[2]/QN} .original_name {timer1/capture1_reg[2]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[3]} .original_name {{timer1/capture1_reg[3]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[3]} .single_bit_orig_name {timer1/capture1_reg[3]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[3]/QN} .original_name {timer1/capture1_reg[3]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[4]} .original_name {{timer1/capture1_reg[4]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[4]} .single_bit_orig_name {timer1/capture1_reg[4]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[4]/QN} .original_name {timer1/capture1_reg[4]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[5]} .original_name {{timer1/capture1_reg[5]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[5]} .single_bit_orig_name {timer1/capture1_reg[5]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[5]/QN} .original_name {timer1/capture1_reg[5]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[6]} .original_name {{timer1/capture1_reg[6]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[6]} .single_bit_orig_name {timer1/capture1_reg[6]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[6]/QN} .original_name {timer1/capture1_reg[6]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[7]} .original_name {{timer1/capture1_reg[7]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[7]} .single_bit_orig_name {timer1/capture1_reg[7]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[7]/QN} .original_name {timer1/capture1_reg[7]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[8]} .original_name {{timer1/capture1_reg[8]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[8]} .single_bit_orig_name {timer1/capture1_reg[8]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[8]/QN} .original_name {timer1/capture1_reg[8]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[9]} .original_name {{timer1/capture1_reg[9]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[9]} .single_bit_orig_name {timer1/capture1_reg[9]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[9]/QN} .original_name {timer1/capture1_reg[9]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[10]} .original_name {{timer1/capture1_reg[10]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[10]} .single_bit_orig_name {timer1/capture1_reg[10]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[10]/QN} .original_name {timer1/capture1_reg[10]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[11]} .original_name {{timer1/capture1_reg[11]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[11]} .single_bit_orig_name {timer1/capture1_reg[11]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[11]/QN} .original_name {timer1/capture1_reg[11]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[12]} .original_name {{timer1/capture1_reg[12]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[12]} .single_bit_orig_name {timer1/capture1_reg[12]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[12]/QN} .original_name {timer1/capture1_reg[12]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[13]} .original_name {{timer1/capture1_reg[13]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[13]} .single_bit_orig_name {timer1/capture1_reg[13]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[13]/QN} .original_name {timer1/capture1_reg[13]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[14]} .original_name {{timer1/capture1_reg[14]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[14]} .single_bit_orig_name {timer1/capture1_reg[14]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[14]/QN} .original_name {timer1/capture1_reg[14]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[15]} .original_name {{timer1/capture1_reg[15]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[15]} .single_bit_orig_name {timer1/capture1_reg[15]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[15]/QN} .original_name {timer1/capture1_reg[15]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[16]} .original_name {{timer1/capture1_reg[16]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[16]} .single_bit_orig_name {timer1/capture1_reg[16]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[16]/QN} .original_name {timer1/capture1_reg[16]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[17]} .original_name {{timer1/capture1_reg[17]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[17]} .single_bit_orig_name {timer1/capture1_reg[17]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[17]/QN} .original_name {timer1/capture1_reg[17]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[18]} .original_name {{timer1/capture1_reg[18]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[18]} .single_bit_orig_name {timer1/capture1_reg[18]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[18]/QN} .original_name {timer1/capture1_reg[18]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[19]} .original_name {{timer1/capture1_reg[19]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[19]} .single_bit_orig_name {timer1/capture1_reg[19]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[19]/QN} .original_name {timer1/capture1_reg[19]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[20]} .original_name {{timer1/capture1_reg[20]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[20]} .single_bit_orig_name {timer1/capture1_reg[20]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[20]/QN} .original_name {timer1/capture1_reg[20]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[21]} .original_name {{timer1/capture1_reg[21]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[21]} .single_bit_orig_name {timer1/capture1_reg[21]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[21]/QN} .original_name {timer1/capture1_reg[21]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[22]} .original_name {{timer1/capture1_reg[22]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[22]} .single_bit_orig_name {timer1/capture1_reg[22]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[22]/QN} .original_name {timer1/capture1_reg[22]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[23]} .original_name {{timer1/capture1_reg[23]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[23]} .single_bit_orig_name {timer1/capture1_reg[23]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[23]/QN} .original_name {timer1/capture1_reg[23]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[24]} .original_name {{timer1/capture1_reg[24]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[24]} .single_bit_orig_name {timer1/capture1_reg[24]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[24]/QN} .original_name {timer1/capture1_reg[24]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[25]} .original_name {{timer1/capture1_reg[25]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[25]} .single_bit_orig_name {timer1/capture1_reg[25]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[25]/QN} .original_name {timer1/capture1_reg[25]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[26]} .original_name {{timer1/capture1_reg[26]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[26]} .single_bit_orig_name {timer1/capture1_reg[26]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[26]/QN} .original_name {timer1/capture1_reg[26]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[27]} .original_name {{timer1/capture1_reg[27]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[27]} .single_bit_orig_name {timer1/capture1_reg[27]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[27]/QN} .original_name {timer1/capture1_reg[27]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[28]} .original_name {{timer1/capture1_reg[28]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[28]} .single_bit_orig_name {timer1/capture1_reg[28]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[28]/QN} .original_name {timer1/capture1_reg[28]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[29]} .original_name {{timer1/capture1_reg[29]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[29]} .single_bit_orig_name {timer1/capture1_reg[29]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[29]/QN} .original_name {timer1/capture1_reg[29]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[30]} .original_name {{timer1/capture1_reg[30]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[30]} .single_bit_orig_name {timer1/capture1_reg[30]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[30]/QN} .original_name {timer1/capture1_reg[30]/q}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[31]} .original_name {{timer1/capture1_reg[31]}}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[31]} .single_bit_orig_name {timer1/capture1_reg[31]}
set_db -quiet {inst:MCU/timer1/capture1_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/capture1_reg_reg[31]/QN} .original_name {timer1/capture1_reg[31]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[0]} .original_name {{timer1/compare0_reg[0]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[0]} .single_bit_orig_name {timer1/compare0_reg[0]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[0]/Q} .original_name {timer1/compare0_reg[0]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[1]} .original_name {{timer1/compare0_reg[1]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[1]} .single_bit_orig_name {timer1/compare0_reg[1]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[1]/Q} .original_name {timer1/compare0_reg[1]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[2]} .original_name {{timer1/compare0_reg[2]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[2]} .single_bit_orig_name {timer1/compare0_reg[2]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[2]/Q} .original_name {timer1/compare0_reg[2]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[3]} .original_name {{timer1/compare0_reg[3]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[3]} .single_bit_orig_name {timer1/compare0_reg[3]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[3]/Q} .original_name {timer1/compare0_reg[3]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[4]} .original_name {{timer1/compare0_reg[4]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[4]} .single_bit_orig_name {timer1/compare0_reg[4]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[4]/Q} .original_name {timer1/compare0_reg[4]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[5]} .original_name {{timer1/compare0_reg[5]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[5]} .single_bit_orig_name {timer1/compare0_reg[5]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[5]/Q} .original_name {timer1/compare0_reg[5]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[6]} .original_name {{timer1/compare0_reg[6]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[6]} .single_bit_orig_name {timer1/compare0_reg[6]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[6]/Q} .original_name {timer1/compare0_reg[6]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[7]} .original_name {{timer1/compare0_reg[7]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[7]} .single_bit_orig_name {timer1/compare0_reg[7]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[7]/Q} .original_name {timer1/compare0_reg[7]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[8]} .original_name {{timer1/compare0_reg[8]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[8]} .single_bit_orig_name {timer1/compare0_reg[8]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[8]/Q} .original_name {timer1/compare0_reg[8]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[9]} .original_name {{timer1/compare0_reg[9]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[9]} .single_bit_orig_name {timer1/compare0_reg[9]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[9]/Q} .original_name {timer1/compare0_reg[9]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[10]} .original_name {{timer1/compare0_reg[10]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[10]} .single_bit_orig_name {timer1/compare0_reg[10]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[10]/Q} .original_name {timer1/compare0_reg[10]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[11]} .original_name {{timer1/compare0_reg[11]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[11]} .single_bit_orig_name {timer1/compare0_reg[11]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[11]/Q} .original_name {timer1/compare0_reg[11]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[12]} .original_name {{timer1/compare0_reg[12]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[12]} .single_bit_orig_name {timer1/compare0_reg[12]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[12]/Q} .original_name {timer1/compare0_reg[12]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[13]} .original_name {{timer1/compare0_reg[13]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[13]} .single_bit_orig_name {timer1/compare0_reg[13]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[13]/Q} .original_name {timer1/compare0_reg[13]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[14]} .original_name {{timer1/compare0_reg[14]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[14]} .single_bit_orig_name {timer1/compare0_reg[14]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[14]/Q} .original_name {timer1/compare0_reg[14]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[15]} .original_name {{timer1/compare0_reg[15]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[15]} .single_bit_orig_name {timer1/compare0_reg[15]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[15]/Q} .original_name {timer1/compare0_reg[15]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[16]} .original_name {{timer1/compare0_reg[16]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[16]} .single_bit_orig_name {timer1/compare0_reg[16]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[16]/Q} .original_name {timer1/compare0_reg[16]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[17]} .original_name {{timer1/compare0_reg[17]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[17]} .single_bit_orig_name {timer1/compare0_reg[17]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[17]/Q} .original_name {timer1/compare0_reg[17]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[18]} .original_name {{timer1/compare0_reg[18]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[18]} .single_bit_orig_name {timer1/compare0_reg[18]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[18]/Q} .original_name {timer1/compare0_reg[18]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[19]} .original_name {{timer1/compare0_reg[19]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[19]} .single_bit_orig_name {timer1/compare0_reg[19]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[19]/Q} .original_name {timer1/compare0_reg[19]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[20]} .original_name {{timer1/compare0_reg[20]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[20]} .single_bit_orig_name {timer1/compare0_reg[20]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[20]/Q} .original_name {timer1/compare0_reg[20]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[21]} .original_name {{timer1/compare0_reg[21]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[21]} .single_bit_orig_name {timer1/compare0_reg[21]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[21]/Q} .original_name {timer1/compare0_reg[21]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[22]} .original_name {{timer1/compare0_reg[22]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[22]} .single_bit_orig_name {timer1/compare0_reg[22]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[22]/Q} .original_name {timer1/compare0_reg[22]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[23]} .original_name {{timer1/compare0_reg[23]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[23]} .single_bit_orig_name {timer1/compare0_reg[23]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[23]/Q} .original_name {timer1/compare0_reg[23]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[24]} .original_name {{timer1/compare0_reg[24]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[24]} .single_bit_orig_name {timer1/compare0_reg[24]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[24]/Q} .original_name {timer1/compare0_reg[24]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[25]} .original_name {{timer1/compare0_reg[25]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[25]} .single_bit_orig_name {timer1/compare0_reg[25]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[25]/Q} .original_name {timer1/compare0_reg[25]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[26]} .original_name {{timer1/compare0_reg[26]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[26]} .single_bit_orig_name {timer1/compare0_reg[26]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[26]/Q} .original_name {timer1/compare0_reg[26]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[27]} .original_name {{timer1/compare0_reg[27]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[27]} .single_bit_orig_name {timer1/compare0_reg[27]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[27]/Q} .original_name {timer1/compare0_reg[27]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[28]} .original_name {{timer1/compare0_reg[28]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[28]} .single_bit_orig_name {timer1/compare0_reg[28]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[28]/Q} .original_name {timer1/compare0_reg[28]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[29]} .original_name {{timer1/compare0_reg[29]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[29]} .single_bit_orig_name {timer1/compare0_reg[29]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[29]/Q} .original_name {timer1/compare0_reg[29]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[30]} .original_name {{timer1/compare0_reg[30]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[30]} .single_bit_orig_name {timer1/compare0_reg[30]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[30]/Q} .original_name {timer1/compare0_reg[30]/q}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[31]} .original_name {{timer1/compare0_reg[31]}}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[31]} .single_bit_orig_name {timer1/compare0_reg[31]}
set_db -quiet {inst:MCU/timer1/compare0_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare0_reg_reg[31]/Q} .original_name {timer1/compare0_reg[31]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[0]} .original_name {{timer1/compare1_reg[0]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[0]} .single_bit_orig_name {timer1/compare1_reg[0]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[0]/Q} .original_name {timer1/compare1_reg[0]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[1]} .original_name {{timer1/compare1_reg[1]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[1]} .single_bit_orig_name {timer1/compare1_reg[1]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[1]/Q} .original_name {timer1/compare1_reg[1]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[2]} .original_name {{timer1/compare1_reg[2]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[2]} .single_bit_orig_name {timer1/compare1_reg[2]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[2]/Q} .original_name {timer1/compare1_reg[2]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[3]} .original_name {{timer1/compare1_reg[3]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[3]} .single_bit_orig_name {timer1/compare1_reg[3]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[3]/Q} .original_name {timer1/compare1_reg[3]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[4]} .original_name {{timer1/compare1_reg[4]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[4]} .single_bit_orig_name {timer1/compare1_reg[4]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[4]/Q} .original_name {timer1/compare1_reg[4]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[5]} .original_name {{timer1/compare1_reg[5]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[5]} .single_bit_orig_name {timer1/compare1_reg[5]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[5]/Q} .original_name {timer1/compare1_reg[5]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[6]} .original_name {{timer1/compare1_reg[6]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[6]} .single_bit_orig_name {timer1/compare1_reg[6]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[6]/Q} .original_name {timer1/compare1_reg[6]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[7]} .original_name {{timer1/compare1_reg[7]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[7]} .single_bit_orig_name {timer1/compare1_reg[7]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[7]/Q} .original_name {timer1/compare1_reg[7]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[8]} .original_name {{timer1/compare1_reg[8]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[8]} .single_bit_orig_name {timer1/compare1_reg[8]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[8]/Q} .original_name {timer1/compare1_reg[8]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[9]} .original_name {{timer1/compare1_reg[9]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[9]} .single_bit_orig_name {timer1/compare1_reg[9]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[9]/Q} .original_name {timer1/compare1_reg[9]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[10]} .original_name {{timer1/compare1_reg[10]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[10]} .single_bit_orig_name {timer1/compare1_reg[10]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[10]/Q} .original_name {timer1/compare1_reg[10]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[11]} .original_name {{timer1/compare1_reg[11]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[11]} .single_bit_orig_name {timer1/compare1_reg[11]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[11]/Q} .original_name {timer1/compare1_reg[11]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[12]} .original_name {{timer1/compare1_reg[12]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[12]} .single_bit_orig_name {timer1/compare1_reg[12]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[12]/Q} .original_name {timer1/compare1_reg[12]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[13]} .original_name {{timer1/compare1_reg[13]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[13]} .single_bit_orig_name {timer1/compare1_reg[13]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[13]/Q} .original_name {timer1/compare1_reg[13]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[14]} .original_name {{timer1/compare1_reg[14]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[14]} .single_bit_orig_name {timer1/compare1_reg[14]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[14]/Q} .original_name {timer1/compare1_reg[14]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[15]} .original_name {{timer1/compare1_reg[15]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[15]} .single_bit_orig_name {timer1/compare1_reg[15]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[15]/Q} .original_name {timer1/compare1_reg[15]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[16]} .original_name {{timer1/compare1_reg[16]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[16]} .single_bit_orig_name {timer1/compare1_reg[16]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[16]/Q} .original_name {timer1/compare1_reg[16]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[17]} .original_name {{timer1/compare1_reg[17]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[17]} .single_bit_orig_name {timer1/compare1_reg[17]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[17]/Q} .original_name {timer1/compare1_reg[17]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[18]} .original_name {{timer1/compare1_reg[18]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[18]} .single_bit_orig_name {timer1/compare1_reg[18]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[18]/Q} .original_name {timer1/compare1_reg[18]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[19]} .original_name {{timer1/compare1_reg[19]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[19]} .single_bit_orig_name {timer1/compare1_reg[19]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[19]/Q} .original_name {timer1/compare1_reg[19]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[20]} .original_name {{timer1/compare1_reg[20]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[20]} .single_bit_orig_name {timer1/compare1_reg[20]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[20]/Q} .original_name {timer1/compare1_reg[20]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[21]} .original_name {{timer1/compare1_reg[21]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[21]} .single_bit_orig_name {timer1/compare1_reg[21]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[21]/Q} .original_name {timer1/compare1_reg[21]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[22]} .original_name {{timer1/compare1_reg[22]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[22]} .single_bit_orig_name {timer1/compare1_reg[22]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[22]/Q} .original_name {timer1/compare1_reg[22]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[23]} .original_name {{timer1/compare1_reg[23]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[23]} .single_bit_orig_name {timer1/compare1_reg[23]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[23]/Q} .original_name {timer1/compare1_reg[23]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[24]} .original_name {{timer1/compare1_reg[24]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[24]} .single_bit_orig_name {timer1/compare1_reg[24]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[24]/Q} .original_name {timer1/compare1_reg[24]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[25]} .original_name {{timer1/compare1_reg[25]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[25]} .single_bit_orig_name {timer1/compare1_reg[25]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[25]/Q} .original_name {timer1/compare1_reg[25]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[26]} .original_name {{timer1/compare1_reg[26]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[26]} .single_bit_orig_name {timer1/compare1_reg[26]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[26]/Q} .original_name {timer1/compare1_reg[26]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[27]} .original_name {{timer1/compare1_reg[27]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[27]} .single_bit_orig_name {timer1/compare1_reg[27]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[27]/Q} .original_name {timer1/compare1_reg[27]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[28]} .original_name {{timer1/compare1_reg[28]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[28]} .single_bit_orig_name {timer1/compare1_reg[28]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[28]/Q} .original_name {timer1/compare1_reg[28]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[29]} .original_name {{timer1/compare1_reg[29]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[29]} .single_bit_orig_name {timer1/compare1_reg[29]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[29]/Q} .original_name {timer1/compare1_reg[29]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[30]} .original_name {{timer1/compare1_reg[30]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[30]} .single_bit_orig_name {timer1/compare1_reg[30]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[30]/Q} .original_name {timer1/compare1_reg[30]/q}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[31]} .original_name {{timer1/compare1_reg[31]}}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[31]} .single_bit_orig_name {timer1/compare1_reg[31]}
set_db -quiet {inst:MCU/timer1/compare1_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare1_reg_reg[31]/Q} .original_name {timer1/compare1_reg[31]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[0]} .original_name {{timer1/compare2_reg[0]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[0]} .single_bit_orig_name {timer1/compare2_reg[0]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[0]/Q} .original_name {timer1/compare2_reg[0]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[1]} .original_name {{timer1/compare2_reg[1]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[1]} .single_bit_orig_name {timer1/compare2_reg[1]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[1]/Q} .original_name {timer1/compare2_reg[1]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[2]} .original_name {{timer1/compare2_reg[2]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[2]} .single_bit_orig_name {timer1/compare2_reg[2]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[2]/Q} .original_name {timer1/compare2_reg[2]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[3]} .original_name {{timer1/compare2_reg[3]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[3]} .single_bit_orig_name {timer1/compare2_reg[3]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[3]/Q} .original_name {timer1/compare2_reg[3]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[4]} .original_name {{timer1/compare2_reg[4]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[4]} .single_bit_orig_name {timer1/compare2_reg[4]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[4]/Q} .original_name {timer1/compare2_reg[4]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[5]} .original_name {{timer1/compare2_reg[5]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[5]} .single_bit_orig_name {timer1/compare2_reg[5]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[5]/Q} .original_name {timer1/compare2_reg[5]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[6]} .original_name {{timer1/compare2_reg[6]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[6]} .single_bit_orig_name {timer1/compare2_reg[6]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[6]/Q} .original_name {timer1/compare2_reg[6]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[7]} .original_name {{timer1/compare2_reg[7]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[7]} .single_bit_orig_name {timer1/compare2_reg[7]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[7]/Q} .original_name {timer1/compare2_reg[7]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[8]} .original_name {{timer1/compare2_reg[8]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[8]} .single_bit_orig_name {timer1/compare2_reg[8]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[8]/Q} .original_name {timer1/compare2_reg[8]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[9]} .original_name {{timer1/compare2_reg[9]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[9]} .single_bit_orig_name {timer1/compare2_reg[9]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[9]/Q} .original_name {timer1/compare2_reg[9]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[11]} .original_name {{timer1/compare2_reg[11]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[11]} .single_bit_orig_name {timer1/compare2_reg[11]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[11]/Q} .original_name {timer1/compare2_reg[11]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[12]} .original_name {{timer1/compare2_reg[12]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[12]} .single_bit_orig_name {timer1/compare2_reg[12]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[12]/Q} .original_name {timer1/compare2_reg[12]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[13]} .original_name {{timer1/compare2_reg[13]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[13]} .single_bit_orig_name {timer1/compare2_reg[13]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[13]/Q} .original_name {timer1/compare2_reg[13]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[14]} .original_name {{timer1/compare2_reg[14]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[14]} .single_bit_orig_name {timer1/compare2_reg[14]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[14]/Q} .original_name {timer1/compare2_reg[14]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[15]} .original_name {{timer1/compare2_reg[15]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[15]} .single_bit_orig_name {timer1/compare2_reg[15]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[15]/Q} .original_name {timer1/compare2_reg[15]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[16]} .original_name {{timer1/compare2_reg[16]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[16]} .single_bit_orig_name {timer1/compare2_reg[16]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[16]/Q} .original_name {timer1/compare2_reg[16]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[17]} .original_name {{timer1/compare2_reg[17]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[17]} .single_bit_orig_name {timer1/compare2_reg[17]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[17]/Q} .original_name {timer1/compare2_reg[17]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[18]} .original_name {{timer1/compare2_reg[18]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[18]} .single_bit_orig_name {timer1/compare2_reg[18]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[18]/Q} .original_name {timer1/compare2_reg[18]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[19]} .original_name {{timer1/compare2_reg[19]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[19]} .single_bit_orig_name {timer1/compare2_reg[19]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[19]/Q} .original_name {timer1/compare2_reg[19]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[21]} .original_name {{timer1/compare2_reg[21]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[21]} .single_bit_orig_name {timer1/compare2_reg[21]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[21]/Q} .original_name {timer1/compare2_reg[21]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[22]} .original_name {{timer1/compare2_reg[22]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[22]} .single_bit_orig_name {timer1/compare2_reg[22]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[22]/Q} .original_name {timer1/compare2_reg[22]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[23]} .original_name {{timer1/compare2_reg[23]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[23]} .single_bit_orig_name {timer1/compare2_reg[23]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[23]/Q} .original_name {timer1/compare2_reg[23]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[24]} .original_name {{timer1/compare2_reg[24]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[24]} .single_bit_orig_name {timer1/compare2_reg[24]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[24]/Q} .original_name {timer1/compare2_reg[24]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[25]} .original_name {{timer1/compare2_reg[25]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[25]} .single_bit_orig_name {timer1/compare2_reg[25]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[25]/Q} .original_name {timer1/compare2_reg[25]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[26]} .original_name {{timer1/compare2_reg[26]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[26]} .single_bit_orig_name {timer1/compare2_reg[26]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[26]/Q} .original_name {timer1/compare2_reg[26]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[27]} .original_name {{timer1/compare2_reg[27]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[27]} .single_bit_orig_name {timer1/compare2_reg[27]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[27]/Q} .original_name {timer1/compare2_reg[27]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[28]} .original_name {{timer1/compare2_reg[28]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[28]} .single_bit_orig_name {timer1/compare2_reg[28]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[28]/Q} .original_name {timer1/compare2_reg[28]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[29]} .original_name {{timer1/compare2_reg[29]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[29]} .single_bit_orig_name {timer1/compare2_reg[29]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[29]/Q} .original_name {timer1/compare2_reg[29]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[31]} .original_name {{timer1/compare2_reg[31]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[31]} .single_bit_orig_name {timer1/compare2_reg[31]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[31]/Q} .original_name {timer1/compare2_reg[31]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[0]} .original_name {{timer1/control_reg[0]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[0]} .single_bit_orig_name {timer1/control_reg[0]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[0]/Q} .original_name {timer1/control_reg[0]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[1]} .original_name {{timer1/control_reg[1]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[1]} .single_bit_orig_name {timer1/control_reg[1]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[1]/Q} .original_name {timer1/control_reg[1]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[2]} .original_name {{timer1/control_reg[2]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[2]} .single_bit_orig_name {timer1/control_reg[2]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[2]/Q} .original_name {timer1/control_reg[2]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[3]} .original_name {{timer1/control_reg[3]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[3]} .single_bit_orig_name {timer1/control_reg[3]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[3]/Q} .original_name {timer1/control_reg[3]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[4]} .original_name {{timer1/control_reg[4]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[4]} .single_bit_orig_name {timer1/control_reg[4]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[4]/Q} .original_name {timer1/control_reg[4]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[5]} .original_name {{timer1/control_reg[5]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[5]} .single_bit_orig_name {timer1/control_reg[5]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[5]/Q} .original_name {timer1/control_reg[5]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[6]} .original_name {{timer1/control_reg[6]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[6]} .single_bit_orig_name {timer1/control_reg[6]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[6]/Q} .original_name {timer1/control_reg[6]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[7]} .original_name {{timer1/control_reg[7]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[7]} .single_bit_orig_name {timer1/control_reg[7]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[7]/Q} .original_name {timer1/control_reg[7]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[8]} .original_name {{timer1/control_reg[8]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[8]} .single_bit_orig_name {timer1/control_reg[8]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[8]/Q} .original_name {timer1/control_reg[8]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[9]} .original_name {{timer1/control_reg[9]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[9]} .single_bit_orig_name {timer1/control_reg[9]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[9]/Q} .original_name {timer1/control_reg[9]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[14]} .original_name {{timer1/control_reg[14]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[14]} .single_bit_orig_name {timer1/control_reg[14]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[14]/Q} .original_name {timer1/control_reg[14]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[15]} .original_name {{timer1/control_reg[15]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[15]} .single_bit_orig_name {timer1/control_reg[15]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[15]/Q} .original_name {timer1/control_reg[15]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[16]} .original_name {{timer1/control_reg[16]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[16]} .single_bit_orig_name {timer1/control_reg[16]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[16]/QN} .original_name {timer1/control_reg[16]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[17]} .original_name {{timer1/control_reg[17]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[17]} .single_bit_orig_name {timer1/control_reg[17]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[17]/Q} .original_name {timer1/control_reg[17]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[18]} .original_name {{timer1/control_reg[18]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[18]} .single_bit_orig_name {timer1/control_reg[18]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[18]/Q} .original_name {timer1/control_reg[18]/q}
set_db -quiet {inst:MCU/timer1/control_reg_reg[19]} .original_name {{timer1/control_reg[19]}}
set_db -quiet {inst:MCU/timer1/control_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/control_reg_reg[19]} .single_bit_orig_name {timer1/control_reg[19]}
set_db -quiet {inst:MCU/timer1/control_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/control_reg_reg[19]/Q} .original_name {timer1/control_reg[19]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[1]} .original_name {{timer1/read_data[1]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[1]} .single_bit_orig_name {timer1/read_data[1]}
set_db -quiet {inst:MCU/timer1/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[1]/Q} .original_name {timer1/read_data[1]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[2]} .original_name {{timer1/read_data[2]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[2]} .single_bit_orig_name {timer1/read_data[2]}
set_db -quiet {inst:MCU/timer1/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[2]/Q} .original_name {timer1/read_data[2]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[3]} .original_name {{timer1/read_data[3]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[3]} .single_bit_orig_name {timer1/read_data[3]}
set_db -quiet {inst:MCU/timer1/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[3]/Q} .original_name {timer1/read_data[3]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[4]} .original_name {{timer1/read_data[4]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[4]} .single_bit_orig_name {timer1/read_data[4]}
set_db -quiet {inst:MCU/timer1/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[4]/Q} .original_name {timer1/read_data[4]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[5]} .original_name {{timer1/read_data[5]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[5]} .single_bit_orig_name {timer1/read_data[5]}
set_db -quiet {inst:MCU/timer1/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[5]/Q} .original_name {timer1/read_data[5]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[6]} .original_name {{timer1/read_data[6]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[6]} .single_bit_orig_name {timer1/read_data[6]}
set_db -quiet {inst:MCU/timer1/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[6]/Q} .original_name {timer1/read_data[6]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[7]} .original_name {{timer1/read_data[7]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[7]} .single_bit_orig_name {timer1/read_data[7]}
set_db -quiet {inst:MCU/timer1/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[7]/Q} .original_name {timer1/read_data[7]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[8]} .original_name {{timer1/read_data[8]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[8]} .single_bit_orig_name {timer1/read_data[8]}
set_db -quiet {inst:MCU/timer1/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[8]/Q} .original_name {timer1/read_data[8]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[9]} .original_name {{timer1/read_data[9]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[9]} .single_bit_orig_name {timer1/read_data[9]}
set_db -quiet {inst:MCU/timer1/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[9]/Q} .original_name {timer1/read_data[9]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[10]} .original_name {{timer1/read_data[10]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[10]} .single_bit_orig_name {timer1/read_data[10]}
set_db -quiet {inst:MCU/timer1/read_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[10]/Q} .original_name {timer1/read_data[10]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[11]} .original_name {{timer1/read_data[11]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[11]} .single_bit_orig_name {timer1/read_data[11]}
set_db -quiet {inst:MCU/timer1/read_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[11]/Q} .original_name {timer1/read_data[11]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[12]} .original_name {{timer1/read_data[12]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[12]} .single_bit_orig_name {timer1/read_data[12]}
set_db -quiet {inst:MCU/timer1/read_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[12]/Q} .original_name {timer1/read_data[12]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[13]} .original_name {{timer1/read_data[13]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[13]} .single_bit_orig_name {timer1/read_data[13]}
set_db -quiet {inst:MCU/timer1/read_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[13]/Q} .original_name {timer1/read_data[13]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[14]} .original_name {{timer1/read_data[14]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[14]} .single_bit_orig_name {timer1/read_data[14]}
set_db -quiet {inst:MCU/timer1/read_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[14]/Q} .original_name {timer1/read_data[14]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[15]} .original_name {{timer1/read_data[15]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[15]} .single_bit_orig_name {timer1/read_data[15]}
set_db -quiet {inst:MCU/timer1/read_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[15]/Q} .original_name {timer1/read_data[15]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[18]} .original_name {{timer1/read_data[18]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[18]} .single_bit_orig_name {timer1/read_data[18]}
set_db -quiet {inst:MCU/timer1/read_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[18]/Q} .original_name {timer1/read_data[18]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[19]} .original_name {{timer1/read_data[19]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[19]} .single_bit_orig_name {timer1/read_data[19]}
set_db -quiet {inst:MCU/timer1/read_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[19]/Q} .original_name {timer1/read_data[19]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[20]} .original_name {{timer1/read_data[20]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[20]} .single_bit_orig_name {timer1/read_data[20]}
set_db -quiet {inst:MCU/timer1/read_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[20]/Q} .original_name {timer1/read_data[20]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[21]} .original_name {{timer1/read_data[21]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[21]} .single_bit_orig_name {timer1/read_data[21]}
set_db -quiet {inst:MCU/timer1/read_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[21]/Q} .original_name {timer1/read_data[21]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[22]} .original_name {{timer1/read_data[22]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[22]} .single_bit_orig_name {timer1/read_data[22]}
set_db -quiet {inst:MCU/timer1/read_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[22]/Q} .original_name {timer1/read_data[22]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[23]} .original_name {{timer1/read_data[23]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[23]} .single_bit_orig_name {timer1/read_data[23]}
set_db -quiet {inst:MCU/timer1/read_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[23]/Q} .original_name {timer1/read_data[23]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[24]} .original_name {{timer1/read_data[24]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[24]} .single_bit_orig_name {timer1/read_data[24]}
set_db -quiet {inst:MCU/timer1/read_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[24]/Q} .original_name {timer1/read_data[24]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[25]} .original_name {{timer1/read_data[25]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[25]} .single_bit_orig_name {timer1/read_data[25]}
set_db -quiet {inst:MCU/timer1/read_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[25]/Q} .original_name {timer1/read_data[25]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[26]} .original_name {{timer1/read_data[26]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[26]} .single_bit_orig_name {timer1/read_data[26]}
set_db -quiet {inst:MCU/timer1/read_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[26]/Q} .original_name {timer1/read_data[26]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[28]} .original_name {{timer1/read_data[28]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[28]} .single_bit_orig_name {timer1/read_data[28]}
set_db -quiet {inst:MCU/timer1/read_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[28]/Q} .original_name {timer1/read_data[28]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[29]} .original_name {{timer1/read_data[29]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[29]} .single_bit_orig_name {timer1/read_data[29]}
set_db -quiet {inst:MCU/timer1/read_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[29]/Q} .original_name {timer1/read_data[29]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[30]} .original_name {{timer1/read_data[30]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[30]} .single_bit_orig_name {timer1/read_data[30]}
set_db -quiet {inst:MCU/timer1/read_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[30]/Q} .original_name {timer1/read_data[30]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[31]} .original_name {{timer1/read_data[31]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[31]} .single_bit_orig_name {timer1/read_data[31]}
set_db -quiet {inst:MCU/timer1/read_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[31]/Q} .original_name {timer1/read_data[31]/q}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[0]} .original_name {{timer1/status_reg_latched[0]}}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[0]} .single_bit_orig_name {timer1/status_reg_latched[0]}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/status_reg_latched_reg[0]/Q} .original_name {timer1/status_reg_latched[0]/q}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[1]} .original_name {{timer1/status_reg_latched[1]}}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[1]} .single_bit_orig_name {timer1/status_reg_latched[1]}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/status_reg_latched_reg[1]/Q} .original_name {timer1/status_reg_latched[1]/q}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[2]} .original_name {{timer1/status_reg_latched[2]}}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[2]} .single_bit_orig_name {timer1/status_reg_latched[2]}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/status_reg_latched_reg[2]/Q} .original_name {timer1/status_reg_latched[2]/q}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[3]} .original_name {{timer1/status_reg_latched[3]}}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[3]} .single_bit_orig_name {timer1/status_reg_latched[3]}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/status_reg_latched_reg[3]/Q} .original_name {timer1/status_reg_latched[3]/q}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[4]} .original_name {{timer1/status_reg_latched[4]}}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[4]} .single_bit_orig_name {timer1/status_reg_latched[4]}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/status_reg_latched_reg[4]/Q} .original_name {timer1/status_reg_latched[4]/q}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[5]} .original_name {{timer1/status_reg_latched[5]}}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[5]} .single_bit_orig_name {timer1/status_reg_latched[5]}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/status_reg_latched_reg[5]/Q} .original_name {timer1/status_reg_latched[5]/q}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[6]} .original_name {{timer1/status_reg_latched[6]}}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[6]} .single_bit_orig_name {timer1/status_reg_latched[6]}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/status_reg_latched_reg[6]/Q} .original_name {timer1/status_reg_latched[6]/q}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[7]} .original_name {{timer1/status_reg_latched[7]}}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[7]} .single_bit_orig_name {timer1/status_reg_latched[7]}
set_db -quiet {inst:MCU/timer1/status_reg_latched_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/status_reg_latched_reg[7]/Q} .original_name {timer1/status_reg_latched[7]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[0]} .original_name {{timer1/timer_value_write[0]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[0]} .single_bit_orig_name {timer1/timer_value_write[0]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[0]/Q} .original_name {timer1/timer_value_write[0]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[1]} .original_name {{timer1/timer_value_write[1]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[1]} .single_bit_orig_name {timer1/timer_value_write[1]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[1]/Q} .original_name {timer1/timer_value_write[1]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[2]} .original_name {{timer1/timer_value_write[2]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[2]} .single_bit_orig_name {timer1/timer_value_write[2]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[2]/Q} .original_name {timer1/timer_value_write[2]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[3]} .original_name {{timer1/timer_value_write[3]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[3]} .single_bit_orig_name {timer1/timer_value_write[3]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[3]/Q} .original_name {timer1/timer_value_write[3]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[4]} .original_name {{timer1/timer_value_write[4]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[4]} .single_bit_orig_name {timer1/timer_value_write[4]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[4]/Q} .original_name {timer1/timer_value_write[4]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[5]} .original_name {{timer1/timer_value_write[5]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[5]} .single_bit_orig_name {timer1/timer_value_write[5]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[5]/Q} .original_name {timer1/timer_value_write[5]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[6]} .original_name {{timer1/timer_value_write[6]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[6]} .single_bit_orig_name {timer1/timer_value_write[6]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[6]/Q} .original_name {timer1/timer_value_write[6]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[7]} .original_name {{timer1/timer_value_write[7]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[7]} .single_bit_orig_name {timer1/timer_value_write[7]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[7]/Q} .original_name {timer1/timer_value_write[7]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[8]} .original_name {{timer1/timer_value_write[8]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[8]} .single_bit_orig_name {timer1/timer_value_write[8]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[8]/Q} .original_name {timer1/timer_value_write[8]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[9]} .original_name {{timer1/timer_value_write[9]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[9]} .single_bit_orig_name {timer1/timer_value_write[9]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[9]/Q} .original_name {timer1/timer_value_write[9]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[10]} .original_name {{timer1/timer_value_write[10]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[10]} .single_bit_orig_name {timer1/timer_value_write[10]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[10]/Q} .original_name {timer1/timer_value_write[10]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[11]} .original_name {{timer1/timer_value_write[11]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[11]} .single_bit_orig_name {timer1/timer_value_write[11]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[11]/Q} .original_name {timer1/timer_value_write[11]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[12]} .original_name {{timer1/timer_value_write[12]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[12]} .single_bit_orig_name {timer1/timer_value_write[12]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[12]/Q} .original_name {timer1/timer_value_write[12]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[13]} .original_name {{timer1/timer_value_write[13]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[13]} .single_bit_orig_name {timer1/timer_value_write[13]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[13]/Q} .original_name {timer1/timer_value_write[13]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[14]} .original_name {{timer1/timer_value_write[14]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[14]} .single_bit_orig_name {timer1/timer_value_write[14]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[14]/Q} .original_name {timer1/timer_value_write[14]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[15]} .original_name {{timer1/timer_value_write[15]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[15]} .single_bit_orig_name {timer1/timer_value_write[15]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[15]/Q} .original_name {timer1/timer_value_write[15]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[16]} .original_name {{timer1/timer_value_write[16]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[16]} .single_bit_orig_name {timer1/timer_value_write[16]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[16]/Q} .original_name {timer1/timer_value_write[16]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[17]} .original_name {{timer1/timer_value_write[17]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[17]} .single_bit_orig_name {timer1/timer_value_write[17]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[17]/Q} .original_name {timer1/timer_value_write[17]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[18]} .original_name {{timer1/timer_value_write[18]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[18]} .single_bit_orig_name {timer1/timer_value_write[18]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[18]/Q} .original_name {timer1/timer_value_write[18]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[19]} .original_name {{timer1/timer_value_write[19]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[19]} .single_bit_orig_name {timer1/timer_value_write[19]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[19]/Q} .original_name {timer1/timer_value_write[19]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[20]} .original_name {{timer1/timer_value_write[20]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[20]} .single_bit_orig_name {timer1/timer_value_write[20]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[20]/Q} .original_name {timer1/timer_value_write[20]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[21]} .original_name {{timer1/timer_value_write[21]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[21]} .single_bit_orig_name {timer1/timer_value_write[21]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[21]/Q} .original_name {timer1/timer_value_write[21]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[22]} .original_name {{timer1/timer_value_write[22]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[22]} .single_bit_orig_name {timer1/timer_value_write[22]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[22]/Q} .original_name {timer1/timer_value_write[22]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[23]} .original_name {{timer1/timer_value_write[23]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[23]} .single_bit_orig_name {timer1/timer_value_write[23]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[23]/Q} .original_name {timer1/timer_value_write[23]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[24]} .original_name {{timer1/timer_value_write[24]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[24]} .single_bit_orig_name {timer1/timer_value_write[24]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[24]/Q} .original_name {timer1/timer_value_write[24]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[25]} .original_name {{timer1/timer_value_write[25]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[25]} .single_bit_orig_name {timer1/timer_value_write[25]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[25]/Q} .original_name {timer1/timer_value_write[25]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[26]} .original_name {{timer1/timer_value_write[26]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[26]} .single_bit_orig_name {timer1/timer_value_write[26]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[26]/Q} .original_name {timer1/timer_value_write[26]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[27]} .original_name {{timer1/timer_value_write[27]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[27]} .single_bit_orig_name {timer1/timer_value_write[27]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[27]/Q} .original_name {timer1/timer_value_write[27]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[28]} .original_name {{timer1/timer_value_write[28]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[28]} .single_bit_orig_name {timer1/timer_value_write[28]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[28]/Q} .original_name {timer1/timer_value_write[28]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[29]} .original_name {{timer1/timer_value_write[29]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[29]} .single_bit_orig_name {timer1/timer_value_write[29]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[29]/Q} .original_name {timer1/timer_value_write[29]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[30]} .original_name {{timer1/timer_value_write[30]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[30]} .single_bit_orig_name {timer1/timer_value_write[30]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[30]/Q} .original_name {timer1/timer_value_write[30]/q}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[31]} .original_name {{timer1/timer_value_write[31]}}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[31]} .single_bit_orig_name {timer1/timer_value_write[31]}
set_db -quiet {inst:MCU/timer1/timer_value_write_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_write_reg[31]/Q} .original_name {timer1/timer_value_write[31]/q}
set_db -quiet inst:MCU/timer1/clear_capture0_flag_reg .original_name timer1/clear_capture0_flag
set_db -quiet inst:MCU/timer1/clear_capture0_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/clear_capture0_flag_reg .single_bit_orig_name timer1/clear_capture0_flag
set_db -quiet inst:MCU/timer1/clear_capture0_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/clear_capture0_flag_reg/Q .original_name timer1/clear_capture0_flag/q
set_db -quiet inst:MCU/timer1/clear_capture1_flag_reg .original_name timer1/clear_capture1_flag
set_db -quiet inst:MCU/timer1/clear_capture1_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/clear_capture1_flag_reg .single_bit_orig_name timer1/clear_capture1_flag
set_db -quiet inst:MCU/timer1/clear_capture1_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/clear_capture1_flag_reg/Q .original_name timer1/clear_capture1_flag/q
set_db -quiet inst:MCU/timer1/clear_compare0_flag_reg .original_name timer1/clear_compare0_flag
set_db -quiet inst:MCU/timer1/clear_compare0_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/clear_compare0_flag_reg .single_bit_orig_name timer1/clear_compare0_flag
set_db -quiet inst:MCU/timer1/clear_compare0_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/clear_compare0_flag_reg/Q .original_name timer1/clear_compare0_flag/q
set_db -quiet inst:MCU/timer1/clear_compare1_flag_reg .original_name timer1/clear_compare1_flag
set_db -quiet inst:MCU/timer1/clear_compare1_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/clear_compare1_flag_reg .single_bit_orig_name timer1/clear_compare1_flag
set_db -quiet inst:MCU/timer1/clear_compare1_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/clear_compare1_flag_reg/Q .original_name timer1/clear_compare1_flag/q
set_db -quiet inst:MCU/timer1/clear_compare2_flag_reg .original_name timer1/clear_compare2_flag
set_db -quiet inst:MCU/timer1/clear_compare2_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/clear_compare2_flag_reg .single_bit_orig_name timer1/clear_compare2_flag
set_db -quiet inst:MCU/timer1/clear_compare2_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/clear_compare2_flag_reg/Q .original_name timer1/clear_compare2_flag/q
set_db -quiet inst:MCU/timer1/clear_overflow_flag_reg .original_name timer1/clear_overflow_flag
set_db -quiet inst:MCU/timer1/clear_overflow_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/clear_overflow_flag_reg .single_bit_orig_name timer1/clear_overflow_flag
set_db -quiet inst:MCU/timer1/clear_overflow_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/clear_overflow_flag_reg/Q .original_name timer1/clear_overflow_flag/q
set_db -quiet inst:MCU/timer1/compare0_int_flag_reg .original_name timer1/compare0_int_flag
set_db -quiet inst:MCU/timer1/compare0_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/compare0_int_flag_reg .single_bit_orig_name timer1/compare0_int_flag
set_db -quiet inst:MCU/timer1/compare0_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/compare0_int_flag_reg/Q .original_name timer1/compare0_int_flag/q
set_db -quiet inst:MCU/timer1/compare0_output_reg .original_name timer1/compare0_output
set_db -quiet inst:MCU/timer1/compare0_output_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/compare0_output_reg .single_bit_orig_name timer1/compare0_output
set_db -quiet inst:MCU/timer1/compare0_output_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/compare0_output_reg/Q .original_name timer1/compare0_output/q
set_db -quiet inst:MCU/timer1/compare1_int_flag_reg .original_name timer1/compare1_int_flag
set_db -quiet inst:MCU/timer1/compare1_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/compare1_int_flag_reg .single_bit_orig_name timer1/compare1_int_flag
set_db -quiet inst:MCU/timer1/compare1_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/compare1_int_flag_reg/Q .original_name timer1/compare1_int_flag/q
set_db -quiet inst:MCU/timer1/compare1_output_reg .original_name timer1/compare1_output
set_db -quiet inst:MCU/timer1/compare1_output_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/compare1_output_reg .single_bit_orig_name timer1/compare1_output
set_db -quiet inst:MCU/timer1/compare1_output_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/compare1_output_reg/Q .original_name timer1/compare1_output/q
set_db -quiet inst:MCU/timer1/compare2_int_flag_reg .original_name timer1/compare2_int_flag
set_db -quiet inst:MCU/timer1/compare2_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/compare2_int_flag_reg .single_bit_orig_name timer1/compare2_int_flag
set_db -quiet inst:MCU/timer1/compare2_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/compare2_int_flag_reg/Q .original_name timer1/compare2_int_flag/q
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[10]} .original_name {{timer1/compare2_reg[10]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[10]} .single_bit_orig_name {timer1/compare2_reg[10]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[10]/Q} .original_name {timer1/compare2_reg[10]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[20]} .original_name {{timer1/compare2_reg[20]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[20]} .single_bit_orig_name {timer1/compare2_reg[20]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[20]/Q} .original_name {timer1/compare2_reg[20]/q}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[30]} .original_name {{timer1/compare2_reg[30]}}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[30]} .single_bit_orig_name {timer1/compare2_reg[30]}
set_db -quiet {inst:MCU/timer1/compare2_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/compare2_reg_reg[30]/Q} .original_name {timer1/compare2_reg[30]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[0]} .original_name {{timer1/divider_counter[0]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[0]} .single_bit_orig_name {timer1/divider_counter[0]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[0]/QN} .original_name {timer1/divider_counter[0]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[1]} .original_name {{timer1/divider_counter[1]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[1]} .single_bit_orig_name {timer1/divider_counter[1]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[1]/Q} .original_name {timer1/divider_counter[1]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[2]} .original_name {{timer1/divider_counter[2]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[2]} .single_bit_orig_name {timer1/divider_counter[2]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[2]/Q} .original_name {timer1/divider_counter[2]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[3]} .original_name {{timer1/divider_counter[3]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[3]} .single_bit_orig_name {timer1/divider_counter[3]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[3]/Q} .original_name {timer1/divider_counter[3]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[4]} .original_name {{timer1/divider_counter[4]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[4]} .single_bit_orig_name {timer1/divider_counter[4]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[4]/Q} .original_name {timer1/divider_counter[4]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[5]} .original_name {{timer1/divider_counter[5]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[5]} .single_bit_orig_name {timer1/divider_counter[5]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[5]/Q} .original_name {timer1/divider_counter[5]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[6]} .original_name {{timer1/divider_counter[6]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[6]} .single_bit_orig_name {timer1/divider_counter[6]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[6]/Q} .original_name {timer1/divider_counter[6]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[7]} .original_name {{timer1/divider_counter[7]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[7]} .single_bit_orig_name {timer1/divider_counter[7]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[7]/Q} .original_name {timer1/divider_counter[7]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[8]} .original_name {{timer1/divider_counter[8]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[8]} .single_bit_orig_name {timer1/divider_counter[8]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[8]/Q} .original_name {timer1/divider_counter[8]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[9]} .original_name {{timer1/divider_counter[9]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[9]} .single_bit_orig_name {timer1/divider_counter[9]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[9]/Q} .original_name {timer1/divider_counter[9]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[10]} .original_name {{timer1/divider_counter[10]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[10]} .single_bit_orig_name {timer1/divider_counter[10]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[10]/Q} .original_name {timer1/divider_counter[10]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[11]} .original_name {{timer1/divider_counter[11]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[11]} .single_bit_orig_name {timer1/divider_counter[11]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[11]/Q} .original_name {timer1/divider_counter[11]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[12]} .original_name {{timer1/divider_counter[12]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[12]} .single_bit_orig_name {timer1/divider_counter[12]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[12]/Q} .original_name {timer1/divider_counter[12]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[13]} .original_name {{timer1/divider_counter[13]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[13]} .single_bit_orig_name {timer1/divider_counter[13]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[13]/Q} .original_name {timer1/divider_counter[13]/q}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[14]} .original_name {{timer1/divider_counter[14]}}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/divider_counter_reg[14]} .single_bit_orig_name {timer1/divider_counter[14]}
set_db -quiet {inst:MCU/timer1/divider_counter_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/divider_counter_reg[14]/QN} .original_name {timer1/divider_counter[14]/q}
set_db -quiet inst:MCU/timer1/latch_timer_value_reg .original_name timer1/latch_timer_value
set_db -quiet inst:MCU/timer1/latch_timer_value_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/latch_timer_value_reg .single_bit_orig_name timer1/latch_timer_value
set_db -quiet inst:MCU/timer1/latch_timer_value_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/latch_timer_value_reg/Q .original_name timer1/latch_timer_value/q
set_db -quiet inst:MCU/timer1/overflow_int_flag_reg .original_name timer1/overflow_int_flag
set_db -quiet inst:MCU/timer1/overflow_int_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/timer1/overflow_int_flag_reg .single_bit_orig_name timer1/overflow_int_flag
set_db -quiet inst:MCU/timer1/overflow_int_flag_reg .gint_phase_inversion false
set_db -quiet pin:MCU/timer1/overflow_int_flag_reg/Q .original_name timer1/overflow_int_flag/q
set_db -quiet {inst:MCU/timer1/read_data_reg[0]} .original_name {{timer1/read_data[0]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[0]} .single_bit_orig_name {timer1/read_data[0]}
set_db -quiet {inst:MCU/timer1/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[0]/Q} .original_name {timer1/read_data[0]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[16]} .original_name {{timer1/read_data[16]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[16]} .single_bit_orig_name {timer1/read_data[16]}
set_db -quiet {inst:MCU/timer1/read_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[16]/Q} .original_name {timer1/read_data[16]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[17]} .original_name {{timer1/read_data[17]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[17]} .single_bit_orig_name {timer1/read_data[17]}
set_db -quiet {inst:MCU/timer1/read_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[17]/Q} .original_name {timer1/read_data[17]/q}
set_db -quiet {inst:MCU/timer1/read_data_reg[27]} .original_name {{timer1/read_data[27]}}
set_db -quiet {inst:MCU/timer1/read_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/read_data_reg[27]} .single_bit_orig_name {timer1/read_data[27]}
set_db -quiet {inst:MCU/timer1/read_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/read_data_reg[27]/Q} .original_name {timer1/read_data[27]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[0]} .original_name {{timer1/timer_value[0]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[0]} .single_bit_orig_name {timer1/timer_value[0]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[0]/Q} .original_name {timer1/timer_value[0]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[1]} .original_name {{timer1/timer_value[1]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[1]} .single_bit_orig_name {timer1/timer_value[1]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[1]/Q} .original_name {timer1/timer_value[1]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[2]} .original_name {{timer1/timer_value[2]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[2]} .single_bit_orig_name {timer1/timer_value[2]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[2]/Q} .original_name {timer1/timer_value[2]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[3]} .original_name {{timer1/timer_value[3]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[3]} .single_bit_orig_name {timer1/timer_value[3]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[3]/Q} .original_name {timer1/timer_value[3]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[4]} .original_name {{timer1/timer_value[4]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[4]} .single_bit_orig_name {timer1/timer_value[4]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[4]/Q} .original_name {timer1/timer_value[4]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[5]} .original_name {{timer1/timer_value[5]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[5]} .single_bit_orig_name {timer1/timer_value[5]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[5]/Q} .original_name {timer1/timer_value[5]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[6]} .original_name {{timer1/timer_value[6]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[6]} .single_bit_orig_name {timer1/timer_value[6]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[6]/Q} .original_name {timer1/timer_value[6]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[7]} .original_name {{timer1/timer_value[7]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[7]} .single_bit_orig_name {timer1/timer_value[7]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[7]/Q} .original_name {timer1/timer_value[7]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[8]} .original_name {{timer1/timer_value[8]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[8]} .single_bit_orig_name {timer1/timer_value[8]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[8]/Q} .original_name {timer1/timer_value[8]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[9]} .original_name {{timer1/timer_value[9]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[9]} .single_bit_orig_name {timer1/timer_value[9]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[9]/Q} .original_name {timer1/timer_value[9]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[10]} .original_name {{timer1/timer_value[10]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[10]} .single_bit_orig_name {timer1/timer_value[10]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[10]/Q} .original_name {timer1/timer_value[10]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[11]} .original_name {{timer1/timer_value[11]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[11]} .single_bit_orig_name {timer1/timer_value[11]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[11]/Q} .original_name {timer1/timer_value[11]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[12]} .original_name {{timer1/timer_value[12]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[12]} .single_bit_orig_name {timer1/timer_value[12]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[12]/Q} .original_name {timer1/timer_value[12]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[13]} .original_name {{timer1/timer_value[13]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[13]} .single_bit_orig_name {timer1/timer_value[13]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[13]/Q} .original_name {timer1/timer_value[13]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[14]} .original_name {{timer1/timer_value[14]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[14]} .single_bit_orig_name {timer1/timer_value[14]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[14]/Q} .original_name {timer1/timer_value[14]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[15]} .original_name {{timer1/timer_value[15]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[15]} .single_bit_orig_name {timer1/timer_value[15]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[15]/Q} .original_name {timer1/timer_value[15]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[16]} .original_name {{timer1/timer_value[16]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[16]} .single_bit_orig_name {timer1/timer_value[16]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[16]/Q} .original_name {timer1/timer_value[16]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[17]} .original_name {{timer1/timer_value[17]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[17]} .single_bit_orig_name {timer1/timer_value[17]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[17]/Q} .original_name {timer1/timer_value[17]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[18]} .original_name {{timer1/timer_value[18]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[18]} .single_bit_orig_name {timer1/timer_value[18]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[18]/Q} .original_name {timer1/timer_value[18]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[19]} .original_name {{timer1/timer_value[19]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[19]} .single_bit_orig_name {timer1/timer_value[19]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[19]/Q} .original_name {timer1/timer_value[19]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[20]} .original_name {{timer1/timer_value[20]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[20]} .single_bit_orig_name {timer1/timer_value[20]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[20]/Q} .original_name {timer1/timer_value[20]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[21]} .original_name {{timer1/timer_value[21]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[21]} .single_bit_orig_name {timer1/timer_value[21]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[21]/Q} .original_name {timer1/timer_value[21]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[22]} .original_name {{timer1/timer_value[22]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[22]} .single_bit_orig_name {timer1/timer_value[22]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[22]/Q} .original_name {timer1/timer_value[22]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[23]} .original_name {{timer1/timer_value[23]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[23]} .single_bit_orig_name {timer1/timer_value[23]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[23]/Q} .original_name {timer1/timer_value[23]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[24]} .original_name {{timer1/timer_value[24]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[24]} .single_bit_orig_name {timer1/timer_value[24]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[24]/Q} .original_name {timer1/timer_value[24]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[25]} .original_name {{timer1/timer_value[25]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[25]} .single_bit_orig_name {timer1/timer_value[25]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[25]/Q} .original_name {timer1/timer_value[25]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[26]} .original_name {{timer1/timer_value[26]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[26]} .single_bit_orig_name {timer1/timer_value[26]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[26]/Q} .original_name {timer1/timer_value[26]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[27]} .original_name {{timer1/timer_value[27]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[27]} .single_bit_orig_name {timer1/timer_value[27]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[27]/Q} .original_name {timer1/timer_value[27]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[28]} .original_name {{timer1/timer_value[28]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[28]} .single_bit_orig_name {timer1/timer_value[28]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[28]/Q} .original_name {timer1/timer_value[28]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[29]} .original_name {{timer1/timer_value[29]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[29]} .single_bit_orig_name {timer1/timer_value[29]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[29]/Q} .original_name {timer1/timer_value[29]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[30]} .original_name {{timer1/timer_value[30]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[30]} .single_bit_orig_name {timer1/timer_value[30]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[30]/Q} .original_name {timer1/timer_value[30]/q}
set_db -quiet {inst:MCU/timer1/timer_value_reg[31]} .original_name {{timer1/timer_value[31]}}
set_db -quiet {inst:MCU/timer1/timer_value_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/timer1/timer_value_reg[31]} .single_bit_orig_name {timer1/timer_value[31]}
set_db -quiet {inst:MCU/timer1/timer_value_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MCU/timer1/timer_value_reg[31]/Q} .original_name {timer1/timer_value[31]/q}
set_db -quiet module:MCU/UART .is_sop_cluster true
set_db -quiet module:MCU/UART .hdl_user_name UART
set_db -quiet module:MCU/UART .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/UART.vhd} {../hdl} {}}}
set_db -quiet module:MCU/UART .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/UART .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_277 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_277 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_277 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_277 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST285/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST285/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_278 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_278 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_278 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_278 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST286/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST286/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_279 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_279 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_279 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_279 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST287/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST287/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_280 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_280 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_280 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_280 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST288/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST288/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_281 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_281 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_281 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_281 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST289/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST289/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_282 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_282 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_282 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_282 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST290/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST290/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_283 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_283 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_283 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_283 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST291/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST291/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_284 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_284 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_284 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_284 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST292/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST292/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_285 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_285 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_285 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_285 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST293/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST293/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_286 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_286 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_286 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_286 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST294/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST294/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_287 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_287 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_287 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_287 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST295/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST295/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_288 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_288 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_288 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_288 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST296/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST296/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_289 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_289 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_289 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_289 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST297/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST297/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_290 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_290 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_290 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_290 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST298/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST298/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_291 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_291 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_291 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_291 .boundary_opto strict_no
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST299/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart0/RC_CG_HIER_INST299/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8183 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8183 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8183 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8183 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/uart0/cg_clk_baud/CG1 .original_name uart0/cg_clk_baud/CG1
set_db -quiet inst:MCU/uart0/cg_clk_baud/CG1 .single_bit_orig_name uart0/cg_clk_baud/CG1
set_db -quiet inst:MCU/uart0/cg_clk_baud/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/cg_clk_baud/CG1/ECK .original_name uart0/cg_clk_baud/CG1/ECK
set_db -quiet module:MCU/ClkGate_8182 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8182 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8182 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8182 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/uart0/cg_clk_tx/CG1 .original_name uart0/cg_clk_tx/CG1
set_db -quiet inst:MCU/uart0/cg_clk_tx/CG1 .single_bit_orig_name uart0/cg_clk_tx/CG1
set_db -quiet inst:MCU/uart0/cg_clk_tx/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/cg_clk_tx/CG1/ECK .original_name uart0/cg_clk_tx/CG1/ECK
set_db -quiet module:MCU/ClkGate_8184 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8184 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8184 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8184 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/uart0/cgu_baud_clk_src/CG1 .original_name uart0/cgu_baud_clk_src/CG1
set_db -quiet inst:MCU/uart0/cgu_baud_clk_src/CG1 .single_bit_orig_name uart0/cgu_baud_clk_src/CG1
set_db -quiet inst:MCU/uart0/cgu_baud_clk_src/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/cgu_baud_clk_src/CG1/ECK .original_name uart0/cgu_baud_clk_src/CG1/ECK
set_db -quiet {inst:MCU/uart0/UART_BR_reg[0]} .original_name {{uart0/UART_BR[0]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[0]} .single_bit_orig_name {uart0/UART_BR[0]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[0]/Q} .original_name {uart0/UART_BR[0]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[1]} .original_name {{uart0/UART_BR[1]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[1]} .single_bit_orig_name {uart0/UART_BR[1]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[1]/Q} .original_name {uart0/UART_BR[1]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[2]} .original_name {{uart0/UART_BR[2]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[2]} .single_bit_orig_name {uart0/UART_BR[2]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[2]/Q} .original_name {uart0/UART_BR[2]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[3]} .original_name {{uart0/UART_BR[3]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[3]} .single_bit_orig_name {uart0/UART_BR[3]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[3]/Q} .original_name {uart0/UART_BR[3]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[4]} .original_name {{uart0/UART_BR[4]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[4]} .single_bit_orig_name {uart0/UART_BR[4]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[4]/Q} .original_name {uart0/UART_BR[4]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[5]} .original_name {{uart0/UART_BR[5]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[5]} .single_bit_orig_name {uart0/UART_BR[5]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[5]/Q} .original_name {uart0/UART_BR[5]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[6]} .original_name {{uart0/UART_BR[6]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[6]} .single_bit_orig_name {uart0/UART_BR[6]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[6]/Q} .original_name {uart0/UART_BR[6]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[7]} .original_name {{uart0/UART_BR[7]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[7]} .single_bit_orig_name {uart0/UART_BR[7]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[7]/Q} .original_name {uart0/UART_BR[7]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[8]} .original_name {{uart0/UART_BR[8]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[8]} .single_bit_orig_name {uart0/UART_BR[8]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[8]/Q} .original_name {uart0/UART_BR[8]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[9]} .original_name {{uart0/UART_BR[9]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[9]} .single_bit_orig_name {uart0/UART_BR[9]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[9]/Q} .original_name {uart0/UART_BR[9]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[10]} .original_name {{uart0/UART_BR[10]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[10]} .single_bit_orig_name {uart0/UART_BR[10]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[10]/Q} .original_name {uart0/UART_BR[10]/q}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[11]} .original_name {{uart0/UART_BR[11]}}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_BR_reg[11]} .single_bit_orig_name {uart0/UART_BR[11]}
set_db -quiet {inst:MCU/uart0/UART_BR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_BR_reg[11]/Q} .original_name {uart0/UART_BR[11]/q}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[0]} .original_name {{uart0/UART_CR[0]}}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_CR_reg[0]} .single_bit_orig_name {uart0/UART_CR[0]}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_CR_reg[0]/Q} .original_name {uart0/UART_CR[0]/q}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[1]} .original_name {{uart0/UART_CR[1]}}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_CR_reg[1]} .single_bit_orig_name {uart0/UART_CR[1]}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_CR_reg[1]/QN} .original_name {uart0/UART_CR[1]/q}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[2]} .original_name {{uart0/UART_CR[2]}}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_CR_reg[2]} .single_bit_orig_name {uart0/UART_CR[2]}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_CR_reg[2]/QN} .original_name {uart0/UART_CR[2]/q}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[3]} .original_name {{uart0/UART_CR[3]}}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_CR_reg[3]} .single_bit_orig_name {uart0/UART_CR[3]}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_CR_reg[3]/Q} .original_name {uart0/UART_CR[3]/q}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[4]} .original_name {{uart0/UART_CR[4]}}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_CR_reg[4]} .single_bit_orig_name {uart0/UART_CR[4]}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_CR_reg[4]/QN} .original_name {uart0/UART_CR[4]/q}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[5]} .original_name {{uart0/UART_CR[5]}}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_CR_reg[5]} .single_bit_orig_name {uart0/UART_CR[5]}
set_db -quiet {inst:MCU/uart0/UART_CR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_CR_reg[5]/Q} .original_name {uart0/UART_CR[5]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[0]} .original_name {{uart0/UART_RX_ltch[0]}}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[0]} .single_bit_orig_name {uart0/UART_RX_ltch[0]}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_ltch_reg[0]/Q} .original_name {uart0/UART_RX_ltch[0]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[1]} .original_name {{uart0/UART_RX_ltch[1]}}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[1]} .single_bit_orig_name {uart0/UART_RX_ltch[1]}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_ltch_reg[1]/Q} .original_name {uart0/UART_RX_ltch[1]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[2]} .original_name {{uart0/UART_RX_ltch[2]}}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[2]} .single_bit_orig_name {uart0/UART_RX_ltch[2]}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_ltch_reg[2]/Q} .original_name {uart0/UART_RX_ltch[2]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[3]} .original_name {{uart0/UART_RX_ltch[3]}}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[3]} .single_bit_orig_name {uart0/UART_RX_ltch[3]}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_ltch_reg[3]/Q} .original_name {uart0/UART_RX_ltch[3]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[4]} .original_name {{uart0/UART_RX_ltch[4]}}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[4]} .single_bit_orig_name {uart0/UART_RX_ltch[4]}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_ltch_reg[4]/Q} .original_name {uart0/UART_RX_ltch[4]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[5]} .original_name {{uart0/UART_RX_ltch[5]}}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[5]} .single_bit_orig_name {uart0/UART_RX_ltch[5]}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_ltch_reg[5]/Q} .original_name {uart0/UART_RX_ltch[5]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[6]} .original_name {{uart0/UART_RX_ltch[6]}}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[6]} .single_bit_orig_name {uart0/UART_RX_ltch[6]}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_ltch_reg[6]/Q} .original_name {uart0/UART_RX_ltch[6]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[7]} .original_name {{uart0/UART_RX_ltch[7]}}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[7]} .single_bit_orig_name {uart0/UART_RX_ltch[7]}
set_db -quiet {inst:MCU/uart0/UART_RX_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_ltch_reg[7]/Q} .original_name {uart0/UART_RX_ltch[7]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[0]} .original_name {{uart0/UART_RX[0]}}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_reg[0]} .single_bit_orig_name {uart0/UART_RX[0]}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_reg[0]/QN} .original_name {uart0/UART_RX[0]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[1]} .original_name {{uart0/UART_RX[1]}}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_reg[1]} .single_bit_orig_name {uart0/UART_RX[1]}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_reg[1]/QN} .original_name {uart0/UART_RX[1]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[2]} .original_name {{uart0/UART_RX[2]}}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_reg[2]} .single_bit_orig_name {uart0/UART_RX[2]}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_reg[2]/QN} .original_name {uart0/UART_RX[2]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[3]} .original_name {{uart0/UART_RX[3]}}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_reg[3]} .single_bit_orig_name {uart0/UART_RX[3]}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_reg[3]/QN} .original_name {uart0/UART_RX[3]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[4]} .original_name {{uart0/UART_RX[4]}}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_reg[4]} .single_bit_orig_name {uart0/UART_RX[4]}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_reg[4]/QN} .original_name {uart0/UART_RX[4]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[5]} .original_name {{uart0/UART_RX[5]}}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_reg[5]} .single_bit_orig_name {uart0/UART_RX[5]}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_reg[5]/QN} .original_name {uart0/UART_RX[5]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[6]} .original_name {{uart0/UART_RX[6]}}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_reg[6]} .single_bit_orig_name {uart0/UART_RX[6]}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_reg[6]/QN} .original_name {uart0/UART_RX[6]/q}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[7]} .original_name {{uart0/UART_RX[7]}}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_RX_reg[7]} .single_bit_orig_name {uart0/UART_RX[7]}
set_db -quiet {inst:MCU/uart0/UART_RX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_RX_reg[7]/QN} .original_name {uart0/UART_RX[7]/q}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[0]} .original_name {{uart0/UART_SR_ltch[0]}}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[0]} .single_bit_orig_name {uart0/UART_SR_ltch[0]}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_SR_ltch_reg[0]/Q} .original_name {uart0/UART_SR_ltch[0]/q}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[1]} .original_name {{uart0/UART_SR_ltch[1]}}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[1]} .single_bit_orig_name {uart0/UART_SR_ltch[1]}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_SR_ltch_reg[1]/Q} .original_name {uart0/UART_SR_ltch[1]/q}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[2]} .original_name {{uart0/UART_SR_ltch[2]}}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[2]} .single_bit_orig_name {uart0/UART_SR_ltch[2]}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_SR_ltch_reg[2]/Q} .original_name {uart0/UART_SR_ltch[2]/q}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[3]} .original_name {{uart0/UART_SR_ltch[3]}}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[3]} .single_bit_orig_name {uart0/UART_SR_ltch[3]}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_SR_ltch_reg[3]/Q} .original_name {uart0/UART_SR_ltch[3]/q}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[4]} .original_name {{uart0/UART_SR_ltch[4]}}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[4]} .single_bit_orig_name {uart0/UART_SR_ltch[4]}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_SR_ltch_reg[4]/Q} .original_name {uart0/UART_SR_ltch[4]/q}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[5]} .original_name {{uart0/UART_SR_ltch[5]}}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[5]} .single_bit_orig_name {uart0/UART_SR_ltch[5]}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_SR_ltch_reg[5]/Q} .original_name {uart0/UART_SR_ltch[5]/q}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[6]} .original_name {{uart0/UART_SR_ltch[6]}}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[6]} .single_bit_orig_name {uart0/UART_SR_ltch[6]}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_SR_ltch_reg[6]/Q} .original_name {uart0/UART_SR_ltch[6]/q}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[7]} .original_name {{uart0/UART_SR_ltch[7]}}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[7]} .single_bit_orig_name {uart0/UART_SR_ltch[7]}
set_db -quiet {inst:MCU/uart0/UART_SR_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_SR_ltch_reg[7]/Q} .original_name {uart0/UART_SR_ltch[7]/q}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[0]} .original_name {{uart0/UART_TX[0]}}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_TX_reg[0]} .single_bit_orig_name {uart0/UART_TX[0]}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_TX_reg[0]/Q} .original_name {uart0/UART_TX[0]/q}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[1]} .original_name {{uart0/UART_TX[1]}}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_TX_reg[1]} .single_bit_orig_name {uart0/UART_TX[1]}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_TX_reg[1]/Q} .original_name {uart0/UART_TX[1]/q}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[2]} .original_name {{uart0/UART_TX[2]}}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_TX_reg[2]} .single_bit_orig_name {uart0/UART_TX[2]}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_TX_reg[2]/Q} .original_name {uart0/UART_TX[2]/q}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[3]} .original_name {{uart0/UART_TX[3]}}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_TX_reg[3]} .single_bit_orig_name {uart0/UART_TX[3]}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_TX_reg[3]/Q} .original_name {uart0/UART_TX[3]/q}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[4]} .original_name {{uart0/UART_TX[4]}}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_TX_reg[4]} .single_bit_orig_name {uart0/UART_TX[4]}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_TX_reg[4]/Q} .original_name {uart0/UART_TX[4]/q}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[5]} .original_name {{uart0/UART_TX[5]}}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_TX_reg[5]} .single_bit_orig_name {uart0/UART_TX[5]}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_TX_reg[5]/Q} .original_name {uart0/UART_TX[5]/q}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[6]} .original_name {{uart0/UART_TX[6]}}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_TX_reg[6]} .single_bit_orig_name {uart0/UART_TX[6]}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_TX_reg[6]/Q} .original_name {uart0/UART_TX[6]/q}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[7]} .original_name {{uart0/UART_TX[7]}}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/UART_TX_reg[7]} .single_bit_orig_name {uart0/UART_TX[7]}
set_db -quiet {inst:MCU/uart0/UART_TX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/UART_TX_reg[7]/QN} .original_name {uart0/UART_TX[7]/q}
set_db -quiet inst:MCU/uart0/USR_FEF_reg .original_name uart0/USR_FEF
set_db -quiet inst:MCU/uart0/USR_FEF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/USR_FEF_reg .single_bit_orig_name uart0/USR_FEF
set_db -quiet inst:MCU/uart0/USR_FEF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/USR_FEF_reg/QN .original_name uart0/USR_FEF/q
set_db -quiet inst:MCU/uart0/USR_PEF_reg .original_name uart0/USR_PEF
set_db -quiet inst:MCU/uart0/USR_PEF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/USR_PEF_reg .single_bit_orig_name uart0/USR_PEF
set_db -quiet inst:MCU/uart0/USR_PEF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/USR_PEF_reg/QN .original_name uart0/USR_PEF/q
set_db -quiet inst:MCU/uart0/USR_RCIF_reg .original_name uart0/USR_RCIF
set_db -quiet inst:MCU/uart0/USR_RCIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/USR_RCIF_reg .single_bit_orig_name uart0/USR_RCIF
set_db -quiet inst:MCU/uart0/USR_RCIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/USR_RCIF_reg/QN .original_name uart0/USR_RCIF/q
set_db -quiet inst:MCU/uart0/clr_SR_RX_reg .original_name uart0/clr_SR_RX
set_db -quiet inst:MCU/uart0/clr_SR_RX_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/clr_SR_RX_reg .single_bit_orig_name uart0/clr_SR_RX
set_db -quiet inst:MCU/uart0/clr_SR_RX_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/clr_SR_RX_reg/QN .original_name uart0/clr_SR_RX/q
set_db -quiet inst:MCU/uart0/clr_UTCIF_reg .original_name uart0/clr_UTCIF
set_db -quiet inst:MCU/uart0/clr_UTCIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/clr_UTCIF_reg .single_bit_orig_name uart0/clr_UTCIF
set_db -quiet inst:MCU/uart0/clr_UTCIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/clr_UTCIF_reg/Q .original_name uart0/clr_UTCIF/q
set_db -quiet inst:MCU/uart0/clr_UTEIF_reg .original_name uart0/clr_UTEIF
set_db -quiet inst:MCU/uart0/clr_UTEIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/clr_UTEIF_reg .single_bit_orig_name uart0/clr_UTEIF
set_db -quiet inst:MCU/uart0/clr_UTEIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/clr_UTEIF_reg/Q .original_name uart0/clr_UTEIF/q
set_db -quiet inst:MCU/uart0/clr_rx_in_progress_reg .original_name uart0/clr_rx_in_progress
set_db -quiet inst:MCU/uart0/clr_rx_in_progress_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/clr_rx_in_progress_reg .single_bit_orig_name uart0/clr_rx_in_progress
set_db -quiet inst:MCU/uart0/clr_rx_in_progress_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/clr_rx_in_progress_reg/Q .original_name uart0/clr_rx_in_progress/q
set_db -quiet inst:MCU/uart0/clr_start_tx_reg .original_name uart0/clr_start_tx
set_db -quiet inst:MCU/uart0/clr_start_tx_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/clr_start_tx_reg .single_bit_orig_name uart0/clr_start_tx
set_db -quiet inst:MCU/uart0/clr_start_tx_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/clr_start_tx_reg/Q .original_name uart0/clr_start_tx/q
set_db -quiet {inst:MCU/uart0/read_data_reg[1]} .original_name {{uart0/read_data[1]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[1]} .single_bit_orig_name {uart0/read_data[1]}
set_db -quiet {inst:MCU/uart0/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[1]/Q} .original_name {uart0/read_data[1]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[2]} .original_name {{uart0/read_data[2]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[2]} .single_bit_orig_name {uart0/read_data[2]}
set_db -quiet {inst:MCU/uart0/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[2]/Q} .original_name {uart0/read_data[2]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[3]} .original_name {{uart0/read_data[3]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[3]} .single_bit_orig_name {uart0/read_data[3]}
set_db -quiet {inst:MCU/uart0/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[3]/Q} .original_name {uart0/read_data[3]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[4]} .original_name {{uart0/read_data[4]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[4]} .single_bit_orig_name {uart0/read_data[4]}
set_db -quiet {inst:MCU/uart0/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[4]/Q} .original_name {uart0/read_data[4]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[5]} .original_name {{uart0/read_data[5]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[5]} .single_bit_orig_name {uart0/read_data[5]}
set_db -quiet {inst:MCU/uart0/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[5]/Q} .original_name {uart0/read_data[5]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[7]} .original_name {{uart0/read_data[7]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[7]} .single_bit_orig_name {uart0/read_data[7]}
set_db -quiet {inst:MCU/uart0/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[7]/Q} .original_name {uart0/read_data[7]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[8]} .original_name {{uart0/read_data[8]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[8]} .single_bit_orig_name {uart0/read_data[8]}
set_db -quiet {inst:MCU/uart0/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[8]/Q} .original_name {uart0/read_data[8]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[9]} .original_name {{uart0/read_data[9]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[9]} .single_bit_orig_name {uart0/read_data[9]}
set_db -quiet {inst:MCU/uart0/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[9]/Q} .original_name {uart0/read_data[9]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[10]} .original_name {{uart0/read_data[10]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[10]} .single_bit_orig_name {uart0/read_data[10]}
set_db -quiet {inst:MCU/uart0/read_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[10]/Q} .original_name {uart0/read_data[10]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[11]} .original_name {{uart0/read_data[11]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[11]} .single_bit_orig_name {uart0/read_data[11]}
set_db -quiet {inst:MCU/uart0/read_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[11]/Q} .original_name {uart0/read_data[11]/q}
set_db -quiet inst:MCU/uart0/rx_in_prev_reg .original_name uart0/rx_start_detect_proc.rx_in_prev
set_db -quiet inst:MCU/uart0/rx_in_prev_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/rx_in_prev_reg .single_bit_orig_name uart0/rx_start_detect_proc.rx_in_prev
set_db -quiet inst:MCU/uart0/rx_in_prev_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/rx_in_prev_reg/Q .original_name uart0/rx_start_detect_proc.rx_in_prev/q
set_db -quiet {inst:MCU/uart0/rx_sr_reg[0]} .original_name {{uart0/rx_sr[0]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[0]} .single_bit_orig_name {uart0/rx_sr[0]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[0]/Q} .original_name {uart0/rx_sr[0]/q}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[1]} .original_name {{uart0/rx_sr[1]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[1]} .single_bit_orig_name {uart0/rx_sr[1]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[1]/Q} .original_name {uart0/rx_sr[1]/q}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[2]} .original_name {{uart0/rx_sr[2]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[2]} .single_bit_orig_name {uart0/rx_sr[2]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[2]/Q} .original_name {uart0/rx_sr[2]/q}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[3]} .original_name {{uart0/rx_sr[3]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[3]} .single_bit_orig_name {uart0/rx_sr[3]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[3]/Q} .original_name {uart0/rx_sr[3]/q}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[4]} .original_name {{uart0/rx_sr[4]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[4]} .single_bit_orig_name {uart0/rx_sr[4]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[4]/Q} .original_name {uart0/rx_sr[4]/q}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[5]} .original_name {{uart0/rx_sr[5]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[5]} .single_bit_orig_name {uart0/rx_sr[5]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[5]/Q} .original_name {uart0/rx_sr[5]/q}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[6]} .original_name {{uart0/rx_sr[6]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[6]} .single_bit_orig_name {uart0/rx_sr[6]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[6]/Q} .original_name {uart0/rx_sr[6]/q}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[7]} .original_name {{uart0/rx_sr[7]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[7]} .single_bit_orig_name {uart0/rx_sr[7]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[7]/Q} .original_name {uart0/rx_sr[7]/q}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[8]} .original_name {{uart0/rx_sr[8]}}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_sr_reg[8]} .single_bit_orig_name {uart0/rx_sr[8]}
set_db -quiet {inst:MCU/uart0/rx_sr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_sr_reg[8]/Q} .original_name {uart0/rx_sr[8]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[0]} .original_name {{uart0/tx_sr[0]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[0]} .single_bit_orig_name {uart0/tx_sr[0]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[0]/Q} .original_name {uart0/tx_sr[0]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[1]} .original_name {{uart0/tx_sr[1]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[1]} .single_bit_orig_name {uart0/tx_sr[1]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[1]/QN} .original_name {uart0/tx_sr[1]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[2]} .original_name {{uart0/tx_sr[2]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[2]} .single_bit_orig_name {uart0/tx_sr[2]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[2]/Q} .original_name {uart0/tx_sr[2]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[3]} .original_name {{uart0/tx_sr[3]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[3]} .single_bit_orig_name {uart0/tx_sr[3]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[3]/Q} .original_name {uart0/tx_sr[3]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[4]} .original_name {{uart0/tx_sr[4]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[4]} .single_bit_orig_name {uart0/tx_sr[4]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[4]/Q} .original_name {uart0/tx_sr[4]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[5]} .original_name {{uart0/tx_sr[5]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[5]} .single_bit_orig_name {uart0/tx_sr[5]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[5]/Q} .original_name {uart0/tx_sr[5]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[6]} .original_name {{uart0/tx_sr[6]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[6]} .single_bit_orig_name {uart0/tx_sr[6]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[6]/Q} .original_name {uart0/tx_sr[6]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[7]} .original_name {{uart0/tx_sr[7]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[7]} .single_bit_orig_name {uart0/tx_sr[7]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[7]/Q} .original_name {uart0/tx_sr[7]/q}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[8]} .original_name {{uart0/tx_sr[8]}}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_sr_reg[8]} .single_bit_orig_name {uart0/tx_sr[8]}
set_db -quiet {inst:MCU/uart0/tx_sr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_sr_reg[8]/Q} .original_name {uart0/tx_sr[8]/q}
set_db -quiet inst:MCU/uart0/USR_UTCIF_reg .original_name uart0/USR_UTCIF
set_db -quiet inst:MCU/uart0/USR_UTCIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/USR_UTCIF_reg .single_bit_orig_name uart0/USR_UTCIF
set_db -quiet inst:MCU/uart0/USR_UTCIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/USR_UTCIF_reg/Q .original_name uart0/USR_UTCIF/q
set_db -quiet inst:MCU/uart0/USR_UTEIF_reg .original_name uart0/USR_UTEIF
set_db -quiet inst:MCU/uart0/USR_UTEIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/USR_UTEIF_reg .single_bit_orig_name uart0/USR_UTEIF
set_db -quiet inst:MCU/uart0/USR_UTEIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/USR_UTEIF_reg/Q .original_name uart0/USR_UTEIF/q
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[0]} .original_name {{uart0/baud_cntr[0]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[0]} .single_bit_orig_name {uart0/baud_cntr[0]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[0]/QN} .original_name {uart0/baud_cntr[0]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[1]} .original_name {{uart0/baud_cntr[1]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[1]} .single_bit_orig_name {uart0/baud_cntr[1]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[1]/Q} .original_name {uart0/baud_cntr[1]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[2]} .original_name {{uart0/baud_cntr[2]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[2]} .single_bit_orig_name {uart0/baud_cntr[2]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[2]/Q} .original_name {uart0/baud_cntr[2]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[3]} .original_name {{uart0/baud_cntr[3]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[3]} .single_bit_orig_name {uart0/baud_cntr[3]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[3]/Q} .original_name {uart0/baud_cntr[3]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[4]} .original_name {{uart0/baud_cntr[4]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[4]} .single_bit_orig_name {uart0/baud_cntr[4]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[4]/Q} .original_name {uart0/baud_cntr[4]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[5]} .original_name {{uart0/baud_cntr[5]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[5]} .single_bit_orig_name {uart0/baud_cntr[5]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[5]/Q} .original_name {uart0/baud_cntr[5]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[6]} .original_name {{uart0/baud_cntr[6]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[6]} .single_bit_orig_name {uart0/baud_cntr[6]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[6]/Q} .original_name {uart0/baud_cntr[6]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[7]} .original_name {{uart0/baud_cntr[7]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[7]} .single_bit_orig_name {uart0/baud_cntr[7]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[7]/Q} .original_name {uart0/baud_cntr[7]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[8]} .original_name {{uart0/baud_cntr[8]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[8]} .single_bit_orig_name {uart0/baud_cntr[8]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[8]/Q} .original_name {uart0/baud_cntr[8]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[9]} .original_name {{uart0/baud_cntr[9]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[9]} .single_bit_orig_name {uart0/baud_cntr[9]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[9]/Q} .original_name {uart0/baud_cntr[9]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[10]} .original_name {{uart0/baud_cntr[10]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[10]} .single_bit_orig_name {uart0/baud_cntr[10]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[10]/Q} .original_name {uart0/baud_cntr[10]/q}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[11]} .original_name {{uart0/baud_cntr[11]}}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[11]} .single_bit_orig_name {uart0/baud_cntr[11]}
set_db -quiet {inst:MCU/uart0/baud_cntr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/baud_cntr_reg[11]/Q} .original_name {uart0/baud_cntr[11]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[0]} .original_name {{uart0/read_data[0]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[0]} .single_bit_orig_name {uart0/read_data[0]}
set_db -quiet {inst:MCU/uart0/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[0]/Q} .original_name {uart0/read_data[0]/q}
set_db -quiet {inst:MCU/uart0/read_data_reg[6]} .original_name {{uart0/read_data[6]}}
set_db -quiet {inst:MCU/uart0/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/read_data_reg[6]} .single_bit_orig_name {uart0/read_data[6]}
set_db -quiet {inst:MCU/uart0/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/read_data_reg[6]/Q} .original_name {uart0/read_data[6]/q}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[0]} .original_name {{uart0/rx_bit_cntr[0]}}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[0]} .single_bit_orig_name {uart0/rx_bit_cntr[0]}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_bit_cntr_reg[0]/QN} .original_name {uart0/rx_bit_cntr[0]/q}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[1]} .original_name {{uart0/rx_bit_cntr[1]}}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[1]} .single_bit_orig_name {uart0/rx_bit_cntr[1]}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_bit_cntr_reg[1]/Q} .original_name {uart0/rx_bit_cntr[1]/q}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[2]} .original_name {{uart0/rx_bit_cntr[2]}}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[2]} .single_bit_orig_name {uart0/rx_bit_cntr[2]}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_bit_cntr_reg[2]/Q} .original_name {uart0/rx_bit_cntr[2]/q}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[3]} .original_name {{uart0/rx_bit_cntr[3]}}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[3]} .single_bit_orig_name {uart0/rx_bit_cntr[3]}
set_db -quiet {inst:MCU/uart0/rx_bit_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_bit_cntr_reg[3]/QN} .original_name {uart0/rx_bit_cntr[3]/q}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[0]} .original_name {{uart0/rx_clk_cntr[0]}}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[0]} .single_bit_orig_name {uart0/rx_clk_cntr[0]}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_clk_cntr_reg[0]/QN} .original_name {uart0/rx_clk_cntr[0]/q}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[1]} .original_name {{uart0/rx_clk_cntr[1]}}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[1]} .single_bit_orig_name {uart0/rx_clk_cntr[1]}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_clk_cntr_reg[1]/Q} .original_name {uart0/rx_clk_cntr[1]/q}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[2]} .original_name {{uart0/rx_clk_cntr[2]}}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[2]} .single_bit_orig_name {uart0/rx_clk_cntr[2]}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_clk_cntr_reg[2]/Q} .original_name {uart0/rx_clk_cntr[2]/q}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[3]} .original_name {{uart0/rx_clk_cntr[3]}}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[3]} .single_bit_orig_name {uart0/rx_clk_cntr[3]}
set_db -quiet {inst:MCU/uart0/rx_clk_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/rx_clk_cntr_reg[3]/Q} .original_name {uart0/rx_clk_cntr[3]/q}
set_db -quiet inst:MCU/uart0/rx_in_progress_reg .original_name uart0/rx_in_progress
set_db -quiet inst:MCU/uart0/rx_in_progress_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/rx_in_progress_reg .single_bit_orig_name uart0/rx_in_progress
set_db -quiet inst:MCU/uart0/rx_in_progress_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/rx_in_progress_reg/Q .original_name uart0/rx_in_progress/q
set_db -quiet inst:MCU/uart0/rx_parity_reg .original_name uart0/rx_parity
set_db -quiet inst:MCU/uart0/rx_parity_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/rx_parity_reg .single_bit_orig_name uart0/rx_parity
set_db -quiet inst:MCU/uart0/rx_parity_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/rx_parity_reg/Q .original_name uart0/rx_parity/q
set_db -quiet inst:MCU/uart0/start_tx_reg .original_name uart0/start_tx
set_db -quiet inst:MCU/uart0/start_tx_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/start_tx_reg .single_bit_orig_name uart0/start_tx
set_db -quiet inst:MCU/uart0/start_tx_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/start_tx_reg/Q .original_name uart0/start_tx/q
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[0]} .original_name {{uart0/tx_bit_cntr[0]}}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[0]} .single_bit_orig_name {uart0/tx_bit_cntr[0]}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_bit_cntr_reg[0]/Q} .original_name {uart0/tx_bit_cntr[0]/q}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[1]} .original_name {{uart0/tx_bit_cntr[1]}}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[1]} .single_bit_orig_name {uart0/tx_bit_cntr[1]}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_bit_cntr_reg[1]/Q} .original_name {uart0/tx_bit_cntr[1]/q}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[2]} .original_name {{uart0/tx_bit_cntr[2]}}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[2]} .single_bit_orig_name {uart0/tx_bit_cntr[2]}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_bit_cntr_reg[2]/Q} .original_name {uart0/tx_bit_cntr[2]/q}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[3]} .original_name {{uart0/tx_bit_cntr[3]}}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[3]} .single_bit_orig_name {uart0/tx_bit_cntr[3]}
set_db -quiet {inst:MCU/uart0/tx_bit_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_bit_cntr_reg[3]/Q} .original_name {uart0/tx_bit_cntr[3]/q}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[0]} .original_name {{uart0/tx_clk_cntr[0]}}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[0]} .single_bit_orig_name {uart0/tx_clk_cntr[0]}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_clk_cntr_reg[0]/QN} .original_name {uart0/tx_clk_cntr[0]/q}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[1]} .original_name {{uart0/tx_clk_cntr[1]}}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[1]} .single_bit_orig_name {uart0/tx_clk_cntr[1]}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_clk_cntr_reg[1]/Q} .original_name {uart0/tx_clk_cntr[1]/q}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[2]} .original_name {{uart0/tx_clk_cntr[2]}}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[2]} .single_bit_orig_name {uart0/tx_clk_cntr[2]}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_clk_cntr_reg[2]/Q} .original_name {uart0/tx_clk_cntr[2]/q}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[3]} .original_name {{uart0/tx_clk_cntr[3]}}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[3]} .single_bit_orig_name {uart0/tx_clk_cntr[3]}
set_db -quiet {inst:MCU/uart0/tx_clk_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/tx_clk_cntr_reg[3]/Q} .original_name {uart0/tx_clk_cntr[3]/q}
set_db -quiet inst:MCU/uart0/tx_in_progress_reg .original_name uart0/tx_in_progress
set_db -quiet inst:MCU/uart0/tx_in_progress_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/tx_in_progress_reg .single_bit_orig_name uart0/tx_in_progress
set_db -quiet inst:MCU/uart0/tx_in_progress_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/tx_in_progress_reg/QN .original_name uart0/tx_in_progress/q
set_db -quiet inst:MCU/uart0/tx_parity_reg .original_name uart0/tx_parity
set_db -quiet inst:MCU/uart0/tx_parity_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/tx_parity_reg .single_bit_orig_name uart0/tx_parity
set_db -quiet inst:MCU/uart0/tx_parity_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/tx_parity_reg/Q .original_name uart0/tx_parity/q
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[0]} .original_name {{uart0/ud_cntr[0]}}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[0]} .single_bit_orig_name {uart0/ud_cntr[0]}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/ud_cntr_reg[0]/Q} .original_name {uart0/ud_cntr[0]/q}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[1]} .original_name {{uart0/ud_cntr[1]}}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[1]} .single_bit_orig_name {uart0/ud_cntr[1]}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/ud_cntr_reg[1]/Q} .original_name {uart0/ud_cntr[1]/q}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[2]} .original_name {{uart0/ud_cntr[2]}}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[2]} .single_bit_orig_name {uart0/ud_cntr[2]}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/ud_cntr_reg[2]/Q} .original_name {uart0/ud_cntr[2]/q}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[3]} .original_name {{uart0/ud_cntr[3]}}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[3]} .single_bit_orig_name {uart0/ud_cntr[3]}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/ud_cntr_reg[3]/Q} .original_name {uart0/ud_cntr[3]/q}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[4]} .original_name {{uart0/ud_cntr[4]}}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[4]} .single_bit_orig_name {uart0/ud_cntr[4]}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/ud_cntr_reg[4]/Q} .original_name {uart0/ud_cntr[4]/q}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[5]} .original_name {{uart0/ud_cntr[5]}}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[5]} .single_bit_orig_name {uart0/ud_cntr[5]}
set_db -quiet {inst:MCU/uart0/ud_cntr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart0/ud_cntr_reg[5]/Q} .original_name {uart0/ud_cntr[5]/q}
set_db -quiet inst:MCU/uart0/USR_OVF_reg .original_name uart0/USR_OVF
set_db -quiet inst:MCU/uart0/USR_OVF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart0/USR_OVF_reg .single_bit_orig_name uart0/USR_OVF
set_db -quiet inst:MCU/uart0/USR_OVF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart0/USR_OVF_reg/QN .original_name uart0/USR_OVF/q
set_db -quiet module:MCU/UART_2722 .is_sop_cluster true
set_db -quiet module:MCU/UART_2722 .hdl_user_name UART
set_db -quiet module:MCU/UART_2722 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/constants.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/MemoryMap.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}} {work -vhdl1993 {SYNTHESIS} {../hdl/MCU/periph/UART.vhd} {../hdl} {}}}
set_db -quiet module:MCU/UART_2722 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/UART_2722 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_292 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_292 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_292 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_292 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST300/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST300/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_293 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_293 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_293 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_293 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST301/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST301/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_294 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_294 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_294 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_294 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST302/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST302/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_295 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_295 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_295 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_295 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST303/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST303/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_296 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_296 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_296 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_296 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST304/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST304/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_297 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_297 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_297 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_297 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST305/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST305/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_298 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_298 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_298 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_298 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST306/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST306/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_299 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_299 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_299 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_299 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST307/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST307/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_300 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_300 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_300 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_300 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST308/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST308/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_301 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_301 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_301 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_301 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST309/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST309/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_302 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_302 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_302 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_302 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST310/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST310/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_303 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_303 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_303 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_303 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST311/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST311/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_304 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_304 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_304 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_304 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST312/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST312/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_305 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_305 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_305 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_305 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST313/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST313/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/RC_CG_MOD_306 .logical_hier false
set_db -quiet module:MCU/RC_CG_MOD_306 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/RC_CG_MOD_306 .lp_clock_gating_max_flops inf
set_db -quiet module:MCU/RC_CG_MOD_306 .boundary_opto strict_no
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST314/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:MCU/uart1/RC_CG_HIER_INST314/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:MCU/ClkGate_8164 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8164 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8164 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8164 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/uart1/cg_clk_baud/CG1 .original_name uart1/cg_clk_baud/CG1
set_db -quiet inst:MCU/uart1/cg_clk_baud/CG1 .single_bit_orig_name uart1/cg_clk_baud/CG1
set_db -quiet inst:MCU/uart1/cg_clk_baud/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/cg_clk_baud/CG1/ECK .original_name uart1/cg_clk_baud/CG1/ECK
set_db -quiet module:MCU/ClkGate_8163 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8163 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8163 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8163 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/uart1/cg_clk_tx/CG1 .original_name uart1/cg_clk_tx/CG1
set_db -quiet inst:MCU/uart1/cg_clk_tx/CG1 .single_bit_orig_name uart1/cg_clk_tx/CG1
set_db -quiet inst:MCU/uart1/cg_clk_tx/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/cg_clk_tx/CG1/ECK .original_name uart1/cg_clk_tx/CG1/ECK
set_db -quiet module:MCU/ClkGate_8165 .hdl_user_name ClkGate
set_db -quiet module:MCU/ClkGate_8165 .hdl_filelist {{work -vhdl1993 {SYNTHESIS} {../hdl/MCU/commune/ClkGate_cmn65gp_ARM.vhd} {../hdl} {}}}
set_db -quiet module:MCU/ClkGate_8165 .lp_clock_gating_min_flops 3
set_db -quiet module:MCU/ClkGate_8165 .lp_clock_gating_max_flops inf
set_db -quiet inst:MCU/uart1/cgu_baud_clk_src/CG1 .original_name uart1/cgu_baud_clk_src/CG1
set_db -quiet inst:MCU/uart1/cgu_baud_clk_src/CG1 .single_bit_orig_name uart1/cgu_baud_clk_src/CG1
set_db -quiet inst:MCU/uart1/cgu_baud_clk_src/CG1 .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/cgu_baud_clk_src/CG1/ECK .original_name uart1/cgu_baud_clk_src/CG1/ECK
set_db -quiet {inst:MCU/uart1/UART_BR_reg[0]} .original_name {{uart1/UART_BR[0]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[0]} .single_bit_orig_name {uart1/UART_BR[0]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[0]/Q} .original_name {uart1/UART_BR[0]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[1]} .original_name {{uart1/UART_BR[1]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[1]} .single_bit_orig_name {uart1/UART_BR[1]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[1]/Q} .original_name {uart1/UART_BR[1]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[2]} .original_name {{uart1/UART_BR[2]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[2]} .single_bit_orig_name {uart1/UART_BR[2]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[2]/Q} .original_name {uart1/UART_BR[2]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[3]} .original_name {{uart1/UART_BR[3]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[3]} .single_bit_orig_name {uart1/UART_BR[3]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[3]/Q} .original_name {uart1/UART_BR[3]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[4]} .original_name {{uart1/UART_BR[4]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[4]} .single_bit_orig_name {uart1/UART_BR[4]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[4]/Q} .original_name {uart1/UART_BR[4]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[5]} .original_name {{uart1/UART_BR[5]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[5]} .single_bit_orig_name {uart1/UART_BR[5]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[5]/Q} .original_name {uart1/UART_BR[5]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[6]} .original_name {{uart1/UART_BR[6]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[6]} .single_bit_orig_name {uart1/UART_BR[6]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[6]/Q} .original_name {uart1/UART_BR[6]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[7]} .original_name {{uart1/UART_BR[7]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[7]} .single_bit_orig_name {uart1/UART_BR[7]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[7]/Q} .original_name {uart1/UART_BR[7]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[8]} .original_name {{uart1/UART_BR[8]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[8]} .single_bit_orig_name {uart1/UART_BR[8]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[8]/Q} .original_name {uart1/UART_BR[8]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[9]} .original_name {{uart1/UART_BR[9]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[9]} .single_bit_orig_name {uart1/UART_BR[9]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[9]/Q} .original_name {uart1/UART_BR[9]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[10]} .original_name {{uart1/UART_BR[10]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[10]} .single_bit_orig_name {uart1/UART_BR[10]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[10]/Q} .original_name {uart1/UART_BR[10]/q}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[11]} .original_name {{uart1/UART_BR[11]}}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_BR_reg[11]} .single_bit_orig_name {uart1/UART_BR[11]}
set_db -quiet {inst:MCU/uart1/UART_BR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_BR_reg[11]/Q} .original_name {uart1/UART_BR[11]/q}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[0]} .original_name {{uart1/UART_CR[0]}}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_CR_reg[0]} .single_bit_orig_name {uart1/UART_CR[0]}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_CR_reg[0]/Q} .original_name {uart1/UART_CR[0]/q}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[1]} .original_name {{uart1/UART_CR[1]}}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_CR_reg[1]} .single_bit_orig_name {uart1/UART_CR[1]}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_CR_reg[1]/QN} .original_name {uart1/UART_CR[1]/q}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[2]} .original_name {{uart1/UART_CR[2]}}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_CR_reg[2]} .single_bit_orig_name {uart1/UART_CR[2]}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_CR_reg[2]/QN} .original_name {uart1/UART_CR[2]/q}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[3]} .original_name {{uart1/UART_CR[3]}}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_CR_reg[3]} .single_bit_orig_name {uart1/UART_CR[3]}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_CR_reg[3]/Q} .original_name {uart1/UART_CR[3]/q}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[4]} .original_name {{uart1/UART_CR[4]}}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_CR_reg[4]} .single_bit_orig_name {uart1/UART_CR[4]}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_CR_reg[4]/QN} .original_name {uart1/UART_CR[4]/q}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[5]} .original_name {{uart1/UART_CR[5]}}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_CR_reg[5]} .single_bit_orig_name {uart1/UART_CR[5]}
set_db -quiet {inst:MCU/uart1/UART_CR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_CR_reg[5]/Q} .original_name {uart1/UART_CR[5]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[0]} .original_name {{uart1/UART_RX_ltch[0]}}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[0]} .single_bit_orig_name {uart1/UART_RX_ltch[0]}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_ltch_reg[0]/Q} .original_name {uart1/UART_RX_ltch[0]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[1]} .original_name {{uart1/UART_RX_ltch[1]}}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[1]} .single_bit_orig_name {uart1/UART_RX_ltch[1]}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_ltch_reg[1]/Q} .original_name {uart1/UART_RX_ltch[1]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[2]} .original_name {{uart1/UART_RX_ltch[2]}}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[2]} .single_bit_orig_name {uart1/UART_RX_ltch[2]}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_ltch_reg[2]/Q} .original_name {uart1/UART_RX_ltch[2]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[3]} .original_name {{uart1/UART_RX_ltch[3]}}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[3]} .single_bit_orig_name {uart1/UART_RX_ltch[3]}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_ltch_reg[3]/Q} .original_name {uart1/UART_RX_ltch[3]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[4]} .original_name {{uart1/UART_RX_ltch[4]}}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[4]} .single_bit_orig_name {uart1/UART_RX_ltch[4]}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_ltch_reg[4]/Q} .original_name {uart1/UART_RX_ltch[4]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[5]} .original_name {{uart1/UART_RX_ltch[5]}}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[5]} .single_bit_orig_name {uart1/UART_RX_ltch[5]}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_ltch_reg[5]/Q} .original_name {uart1/UART_RX_ltch[5]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[6]} .original_name {{uart1/UART_RX_ltch[6]}}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[6]} .single_bit_orig_name {uart1/UART_RX_ltch[6]}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_ltch_reg[6]/Q} .original_name {uart1/UART_RX_ltch[6]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[7]} .original_name {{uart1/UART_RX_ltch[7]}}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[7]} .single_bit_orig_name {uart1/UART_RX_ltch[7]}
set_db -quiet {inst:MCU/uart1/UART_RX_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_ltch_reg[7]/Q} .original_name {uart1/UART_RX_ltch[7]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[0]} .original_name {{uart1/UART_RX[0]}}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_reg[0]} .single_bit_orig_name {uart1/UART_RX[0]}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_reg[0]/QN} .original_name {uart1/UART_RX[0]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[1]} .original_name {{uart1/UART_RX[1]}}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_reg[1]} .single_bit_orig_name {uart1/UART_RX[1]}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_reg[1]/QN} .original_name {uart1/UART_RX[1]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[2]} .original_name {{uart1/UART_RX[2]}}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_reg[2]} .single_bit_orig_name {uart1/UART_RX[2]}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_reg[2]/QN} .original_name {uart1/UART_RX[2]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[3]} .original_name {{uart1/UART_RX[3]}}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_reg[3]} .single_bit_orig_name {uart1/UART_RX[3]}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_reg[3]/QN} .original_name {uart1/UART_RX[3]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[4]} .original_name {{uart1/UART_RX[4]}}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_reg[4]} .single_bit_orig_name {uart1/UART_RX[4]}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_reg[4]/QN} .original_name {uart1/UART_RX[4]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[5]} .original_name {{uart1/UART_RX[5]}}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_reg[5]} .single_bit_orig_name {uart1/UART_RX[5]}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_reg[5]/QN} .original_name {uart1/UART_RX[5]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[6]} .original_name {{uart1/UART_RX[6]}}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_reg[6]} .single_bit_orig_name {uart1/UART_RX[6]}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_reg[6]/QN} .original_name {uart1/UART_RX[6]/q}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[7]} .original_name {{uart1/UART_RX[7]}}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_RX_reg[7]} .single_bit_orig_name {uart1/UART_RX[7]}
set_db -quiet {inst:MCU/uart1/UART_RX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_RX_reg[7]/QN} .original_name {uart1/UART_RX[7]/q}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[0]} .original_name {{uart1/UART_SR_ltch[0]}}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[0]} .single_bit_orig_name {uart1/UART_SR_ltch[0]}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_SR_ltch_reg[0]/Q} .original_name {uart1/UART_SR_ltch[0]/q}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[1]} .original_name {{uart1/UART_SR_ltch[1]}}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[1]} .single_bit_orig_name {uart1/UART_SR_ltch[1]}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_SR_ltch_reg[1]/Q} .original_name {uart1/UART_SR_ltch[1]/q}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[2]} .original_name {{uart1/UART_SR_ltch[2]}}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[2]} .single_bit_orig_name {uart1/UART_SR_ltch[2]}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_SR_ltch_reg[2]/Q} .original_name {uart1/UART_SR_ltch[2]/q}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[3]} .original_name {{uart1/UART_SR_ltch[3]}}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[3]} .single_bit_orig_name {uart1/UART_SR_ltch[3]}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_SR_ltch_reg[3]/Q} .original_name {uart1/UART_SR_ltch[3]/q}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[4]} .original_name {{uart1/UART_SR_ltch[4]}}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[4]} .single_bit_orig_name {uart1/UART_SR_ltch[4]}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_SR_ltch_reg[4]/Q} .original_name {uart1/UART_SR_ltch[4]/q}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[5]} .original_name {{uart1/UART_SR_ltch[5]}}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[5]} .single_bit_orig_name {uart1/UART_SR_ltch[5]}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_SR_ltch_reg[5]/Q} .original_name {uart1/UART_SR_ltch[5]/q}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[6]} .original_name {{uart1/UART_SR_ltch[6]}}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[6]} .single_bit_orig_name {uart1/UART_SR_ltch[6]}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_SR_ltch_reg[6]/Q} .original_name {uart1/UART_SR_ltch[6]/q}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[7]} .original_name {{uart1/UART_SR_ltch[7]}}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[7]} .single_bit_orig_name {uart1/UART_SR_ltch[7]}
set_db -quiet {inst:MCU/uart1/UART_SR_ltch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_SR_ltch_reg[7]/Q} .original_name {uart1/UART_SR_ltch[7]/q}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[0]} .original_name {{uart1/UART_TX[0]}}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_TX_reg[0]} .single_bit_orig_name {uart1/UART_TX[0]}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_TX_reg[0]/Q} .original_name {uart1/UART_TX[0]/q}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[1]} .original_name {{uart1/UART_TX[1]}}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_TX_reg[1]} .single_bit_orig_name {uart1/UART_TX[1]}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_TX_reg[1]/Q} .original_name {uart1/UART_TX[1]/q}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[2]} .original_name {{uart1/UART_TX[2]}}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_TX_reg[2]} .single_bit_orig_name {uart1/UART_TX[2]}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_TX_reg[2]/Q} .original_name {uart1/UART_TX[2]/q}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[3]} .original_name {{uart1/UART_TX[3]}}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_TX_reg[3]} .single_bit_orig_name {uart1/UART_TX[3]}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_TX_reg[3]/Q} .original_name {uart1/UART_TX[3]/q}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[4]} .original_name {{uart1/UART_TX[4]}}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_TX_reg[4]} .single_bit_orig_name {uart1/UART_TX[4]}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_TX_reg[4]/Q} .original_name {uart1/UART_TX[4]/q}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[5]} .original_name {{uart1/UART_TX[5]}}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_TX_reg[5]} .single_bit_orig_name {uart1/UART_TX[5]}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_TX_reg[5]/Q} .original_name {uart1/UART_TX[5]/q}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[6]} .original_name {{uart1/UART_TX[6]}}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_TX_reg[6]} .single_bit_orig_name {uart1/UART_TX[6]}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_TX_reg[6]/QN} .original_name {uart1/UART_TX[6]/q}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[7]} .original_name {{uart1/UART_TX[7]}}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/UART_TX_reg[7]} .single_bit_orig_name {uart1/UART_TX[7]}
set_db -quiet {inst:MCU/uart1/UART_TX_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/UART_TX_reg[7]/QN} .original_name {uart1/UART_TX[7]/q}
set_db -quiet inst:MCU/uart1/USR_FEF_reg .original_name uart1/USR_FEF
set_db -quiet inst:MCU/uart1/USR_FEF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/USR_FEF_reg .single_bit_orig_name uart1/USR_FEF
set_db -quiet inst:MCU/uart1/USR_FEF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/USR_FEF_reg/QN .original_name uart1/USR_FEF/q
set_db -quiet inst:MCU/uart1/USR_PEF_reg .original_name uart1/USR_PEF
set_db -quiet inst:MCU/uart1/USR_PEF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/USR_PEF_reg .single_bit_orig_name uart1/USR_PEF
set_db -quiet inst:MCU/uart1/USR_PEF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/USR_PEF_reg/QN .original_name uart1/USR_PEF/q
set_db -quiet inst:MCU/uart1/USR_RCIF_reg .original_name uart1/USR_RCIF
set_db -quiet inst:MCU/uart1/USR_RCIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/USR_RCIF_reg .single_bit_orig_name uart1/USR_RCIF
set_db -quiet inst:MCU/uart1/USR_RCIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/USR_RCIF_reg/QN .original_name uart1/USR_RCIF/q
set_db -quiet inst:MCU/uart1/clr_SR_RX_reg .original_name uart1/clr_SR_RX
set_db -quiet inst:MCU/uart1/clr_SR_RX_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/clr_SR_RX_reg .single_bit_orig_name uart1/clr_SR_RX
set_db -quiet inst:MCU/uart1/clr_SR_RX_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/clr_SR_RX_reg/QN .original_name uart1/clr_SR_RX/q
set_db -quiet inst:MCU/uart1/clr_UTCIF_reg .original_name uart1/clr_UTCIF
set_db -quiet inst:MCU/uart1/clr_UTCIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/clr_UTCIF_reg .single_bit_orig_name uart1/clr_UTCIF
set_db -quiet inst:MCU/uart1/clr_UTCIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/clr_UTCIF_reg/Q .original_name uart1/clr_UTCIF/q
set_db -quiet inst:MCU/uart1/clr_UTEIF_reg .original_name uart1/clr_UTEIF
set_db -quiet inst:MCU/uart1/clr_UTEIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/clr_UTEIF_reg .single_bit_orig_name uart1/clr_UTEIF
set_db -quiet inst:MCU/uart1/clr_UTEIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/clr_UTEIF_reg/Q .original_name uart1/clr_UTEIF/q
set_db -quiet inst:MCU/uart1/clr_rx_in_progress_reg .original_name uart1/clr_rx_in_progress
set_db -quiet inst:MCU/uart1/clr_rx_in_progress_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/clr_rx_in_progress_reg .single_bit_orig_name uart1/clr_rx_in_progress
set_db -quiet inst:MCU/uart1/clr_rx_in_progress_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/clr_rx_in_progress_reg/Q .original_name uart1/clr_rx_in_progress/q
set_db -quiet inst:MCU/uart1/clr_start_tx_reg .original_name uart1/clr_start_tx
set_db -quiet inst:MCU/uart1/clr_start_tx_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/clr_start_tx_reg .single_bit_orig_name uart1/clr_start_tx
set_db -quiet inst:MCU/uart1/clr_start_tx_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/clr_start_tx_reg/Q .original_name uart1/clr_start_tx/q
set_db -quiet {inst:MCU/uart1/read_data_reg[1]} .original_name {{uart1/read_data[1]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[1]} .single_bit_orig_name {uart1/read_data[1]}
set_db -quiet {inst:MCU/uart1/read_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[1]/Q} .original_name {uart1/read_data[1]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[2]} .original_name {{uart1/read_data[2]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[2]} .single_bit_orig_name {uart1/read_data[2]}
set_db -quiet {inst:MCU/uart1/read_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[2]/Q} .original_name {uart1/read_data[2]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[3]} .original_name {{uart1/read_data[3]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[3]} .single_bit_orig_name {uart1/read_data[3]}
set_db -quiet {inst:MCU/uart1/read_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[3]/Q} .original_name {uart1/read_data[3]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[4]} .original_name {{uart1/read_data[4]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[4]} .single_bit_orig_name {uart1/read_data[4]}
set_db -quiet {inst:MCU/uart1/read_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[4]/Q} .original_name {uart1/read_data[4]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[5]} .original_name {{uart1/read_data[5]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[5]} .single_bit_orig_name {uart1/read_data[5]}
set_db -quiet {inst:MCU/uart1/read_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[5]/Q} .original_name {uart1/read_data[5]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[6]} .original_name {{uart1/read_data[6]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[6]} .single_bit_orig_name {uart1/read_data[6]}
set_db -quiet {inst:MCU/uart1/read_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[6]/Q} .original_name {uart1/read_data[6]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[7]} .original_name {{uart1/read_data[7]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[7]} .single_bit_orig_name {uart1/read_data[7]}
set_db -quiet {inst:MCU/uart1/read_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[7]/Q} .original_name {uart1/read_data[7]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[8]} .original_name {{uart1/read_data[8]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[8]} .single_bit_orig_name {uart1/read_data[8]}
set_db -quiet {inst:MCU/uart1/read_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[8]/Q} .original_name {uart1/read_data[8]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[9]} .original_name {{uart1/read_data[9]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[9]} .single_bit_orig_name {uart1/read_data[9]}
set_db -quiet {inst:MCU/uart1/read_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[9]/Q} .original_name {uart1/read_data[9]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[10]} .original_name {{uart1/read_data[10]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[10]} .single_bit_orig_name {uart1/read_data[10]}
set_db -quiet {inst:MCU/uart1/read_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[10]/Q} .original_name {uart1/read_data[10]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[11]} .original_name {{uart1/read_data[11]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[11]} .single_bit_orig_name {uart1/read_data[11]}
set_db -quiet {inst:MCU/uart1/read_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[11]/Q} .original_name {uart1/read_data[11]/q}
set_db -quiet inst:MCU/uart1/rx_in_prev_reg .original_name uart1/rx_start_detect_proc.rx_in_prev
set_db -quiet inst:MCU/uart1/rx_in_prev_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/rx_in_prev_reg .single_bit_orig_name uart1/rx_start_detect_proc.rx_in_prev
set_db -quiet inst:MCU/uart1/rx_in_prev_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/rx_in_prev_reg/Q .original_name uart1/rx_start_detect_proc.rx_in_prev/q
set_db -quiet {inst:MCU/uart1/rx_sr_reg[0]} .original_name {{uart1/rx_sr[0]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[0]} .single_bit_orig_name {uart1/rx_sr[0]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[0]/Q} .original_name {uart1/rx_sr[0]/q}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[1]} .original_name {{uart1/rx_sr[1]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[1]} .single_bit_orig_name {uart1/rx_sr[1]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[1]/Q} .original_name {uart1/rx_sr[1]/q}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[2]} .original_name {{uart1/rx_sr[2]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[2]} .single_bit_orig_name {uart1/rx_sr[2]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[2]/Q} .original_name {uart1/rx_sr[2]/q}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[3]} .original_name {{uart1/rx_sr[3]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[3]} .single_bit_orig_name {uart1/rx_sr[3]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[3]/Q} .original_name {uart1/rx_sr[3]/q}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[4]} .original_name {{uart1/rx_sr[4]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[4]} .single_bit_orig_name {uart1/rx_sr[4]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[4]/Q} .original_name {uart1/rx_sr[4]/q}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[5]} .original_name {{uart1/rx_sr[5]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[5]} .single_bit_orig_name {uart1/rx_sr[5]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[5]/Q} .original_name {uart1/rx_sr[5]/q}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[6]} .original_name {{uart1/rx_sr[6]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[6]} .single_bit_orig_name {uart1/rx_sr[6]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[6]/Q} .original_name {uart1/rx_sr[6]/q}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[7]} .original_name {{uart1/rx_sr[7]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[7]} .single_bit_orig_name {uart1/rx_sr[7]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[7]/Q} .original_name {uart1/rx_sr[7]/q}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[8]} .original_name {{uart1/rx_sr[8]}}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_sr_reg[8]} .single_bit_orig_name {uart1/rx_sr[8]}
set_db -quiet {inst:MCU/uart1/rx_sr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_sr_reg[8]/Q} .original_name {uart1/rx_sr[8]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[0]} .original_name {{uart1/tx_sr[0]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[0]} .single_bit_orig_name {uart1/tx_sr[0]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[0]/Q} .original_name {uart1/tx_sr[0]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[1]} .original_name {{uart1/tx_sr[1]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[1]} .single_bit_orig_name {uart1/tx_sr[1]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[1]/QN} .original_name {uart1/tx_sr[1]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[2]} .original_name {{uart1/tx_sr[2]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[2]} .single_bit_orig_name {uart1/tx_sr[2]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[2]/Q} .original_name {uart1/tx_sr[2]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[3]} .original_name {{uart1/tx_sr[3]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[3]} .single_bit_orig_name {uart1/tx_sr[3]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[3]/Q} .original_name {uart1/tx_sr[3]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[4]} .original_name {{uart1/tx_sr[4]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[4]} .single_bit_orig_name {uart1/tx_sr[4]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[4]/Q} .original_name {uart1/tx_sr[4]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[5]} .original_name {{uart1/tx_sr[5]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[5]} .single_bit_orig_name {uart1/tx_sr[5]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[5]/Q} .original_name {uart1/tx_sr[5]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[6]} .original_name {{uart1/tx_sr[6]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[6]} .single_bit_orig_name {uart1/tx_sr[6]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[6]/Q} .original_name {uart1/tx_sr[6]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[7]} .original_name {{uart1/tx_sr[7]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[7]} .single_bit_orig_name {uart1/tx_sr[7]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[7]/Q} .original_name {uart1/tx_sr[7]/q}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[8]} .original_name {{uart1/tx_sr[8]}}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_sr_reg[8]} .single_bit_orig_name {uart1/tx_sr[8]}
set_db -quiet {inst:MCU/uart1/tx_sr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_sr_reg[8]/QN} .original_name {uart1/tx_sr[8]/q}
set_db -quiet inst:MCU/uart1/USR_UTCIF_reg .original_name uart1/USR_UTCIF
set_db -quiet inst:MCU/uart1/USR_UTCIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/USR_UTCIF_reg .single_bit_orig_name uart1/USR_UTCIF
set_db -quiet inst:MCU/uart1/USR_UTCIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/USR_UTCIF_reg/Q .original_name uart1/USR_UTCIF/q
set_db -quiet inst:MCU/uart1/USR_UTEIF_reg .original_name uart1/USR_UTEIF
set_db -quiet inst:MCU/uart1/USR_UTEIF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/USR_UTEIF_reg .single_bit_orig_name uart1/USR_UTEIF
set_db -quiet inst:MCU/uart1/USR_UTEIF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/USR_UTEIF_reg/Q .original_name uart1/USR_UTEIF/q
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[0]} .original_name {{uart1/baud_cntr[0]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[0]} .single_bit_orig_name {uart1/baud_cntr[0]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[0]/QN} .original_name {uart1/baud_cntr[0]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[1]} .original_name {{uart1/baud_cntr[1]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[1]} .single_bit_orig_name {uart1/baud_cntr[1]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[1]/Q} .original_name {uart1/baud_cntr[1]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[2]} .original_name {{uart1/baud_cntr[2]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[2]} .single_bit_orig_name {uart1/baud_cntr[2]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[2]/Q} .original_name {uart1/baud_cntr[2]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[3]} .original_name {{uart1/baud_cntr[3]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[3]} .single_bit_orig_name {uart1/baud_cntr[3]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[3]/Q} .original_name {uart1/baud_cntr[3]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[4]} .original_name {{uart1/baud_cntr[4]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[4]} .single_bit_orig_name {uart1/baud_cntr[4]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[4]/Q} .original_name {uart1/baud_cntr[4]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[5]} .original_name {{uart1/baud_cntr[5]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[5]} .single_bit_orig_name {uart1/baud_cntr[5]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[5]/Q} .original_name {uart1/baud_cntr[5]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[6]} .original_name {{uart1/baud_cntr[6]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[6]} .single_bit_orig_name {uart1/baud_cntr[6]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[6]/Q} .original_name {uart1/baud_cntr[6]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[7]} .original_name {{uart1/baud_cntr[7]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[7]} .single_bit_orig_name {uart1/baud_cntr[7]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[7]/Q} .original_name {uart1/baud_cntr[7]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[8]} .original_name {{uart1/baud_cntr[8]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[8]} .single_bit_orig_name {uart1/baud_cntr[8]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[8]/Q} .original_name {uart1/baud_cntr[8]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[9]} .original_name {{uart1/baud_cntr[9]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[9]} .single_bit_orig_name {uart1/baud_cntr[9]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[9]/Q} .original_name {uart1/baud_cntr[9]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[10]} .original_name {{uart1/baud_cntr[10]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[10]} .single_bit_orig_name {uart1/baud_cntr[10]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[10]/Q} .original_name {uart1/baud_cntr[10]/q}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[11]} .original_name {{uart1/baud_cntr[11]}}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[11]} .single_bit_orig_name {uart1/baud_cntr[11]}
set_db -quiet {inst:MCU/uart1/baud_cntr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/baud_cntr_reg[11]/Q} .original_name {uart1/baud_cntr[11]/q}
set_db -quiet {inst:MCU/uart1/read_data_reg[0]} .original_name {{uart1/read_data[0]}}
set_db -quiet {inst:MCU/uart1/read_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/read_data_reg[0]} .single_bit_orig_name {uart1/read_data[0]}
set_db -quiet {inst:MCU/uart1/read_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/read_data_reg[0]/Q} .original_name {uart1/read_data[0]/q}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[0]} .original_name {{uart1/rx_bit_cntr[0]}}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[0]} .single_bit_orig_name {uart1/rx_bit_cntr[0]}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_bit_cntr_reg[0]/QN} .original_name {uart1/rx_bit_cntr[0]/q}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[1]} .original_name {{uart1/rx_bit_cntr[1]}}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[1]} .single_bit_orig_name {uart1/rx_bit_cntr[1]}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_bit_cntr_reg[1]/Q} .original_name {uart1/rx_bit_cntr[1]/q}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[2]} .original_name {{uart1/rx_bit_cntr[2]}}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[2]} .single_bit_orig_name {uart1/rx_bit_cntr[2]}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_bit_cntr_reg[2]/Q} .original_name {uart1/rx_bit_cntr[2]/q}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[3]} .original_name {{uart1/rx_bit_cntr[3]}}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[3]} .single_bit_orig_name {uart1/rx_bit_cntr[3]}
set_db -quiet {inst:MCU/uart1/rx_bit_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_bit_cntr_reg[3]/QN} .original_name {uart1/rx_bit_cntr[3]/q}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[0]} .original_name {{uart1/rx_clk_cntr[0]}}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[0]} .single_bit_orig_name {uart1/rx_clk_cntr[0]}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_clk_cntr_reg[0]/QN} .original_name {uart1/rx_clk_cntr[0]/q}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[1]} .original_name {{uart1/rx_clk_cntr[1]}}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[1]} .single_bit_orig_name {uart1/rx_clk_cntr[1]}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_clk_cntr_reg[1]/Q} .original_name {uart1/rx_clk_cntr[1]/q}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[2]} .original_name {{uart1/rx_clk_cntr[2]}}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[2]} .single_bit_orig_name {uart1/rx_clk_cntr[2]}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_clk_cntr_reg[2]/Q} .original_name {uart1/rx_clk_cntr[2]/q}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[3]} .original_name {{uart1/rx_clk_cntr[3]}}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[3]} .single_bit_orig_name {uart1/rx_clk_cntr[3]}
set_db -quiet {inst:MCU/uart1/rx_clk_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/rx_clk_cntr_reg[3]/Q} .original_name {uart1/rx_clk_cntr[3]/q}
set_db -quiet inst:MCU/uart1/rx_in_progress_reg .original_name uart1/rx_in_progress
set_db -quiet inst:MCU/uart1/rx_in_progress_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/rx_in_progress_reg .single_bit_orig_name uart1/rx_in_progress
set_db -quiet inst:MCU/uart1/rx_in_progress_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/rx_in_progress_reg/Q .original_name uart1/rx_in_progress/q
set_db -quiet inst:MCU/uart1/rx_parity_reg .original_name uart1/rx_parity
set_db -quiet inst:MCU/uart1/rx_parity_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/rx_parity_reg .single_bit_orig_name uart1/rx_parity
set_db -quiet inst:MCU/uart1/rx_parity_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/rx_parity_reg/Q .original_name uart1/rx_parity/q
set_db -quiet inst:MCU/uart1/start_tx_reg .original_name uart1/start_tx
set_db -quiet inst:MCU/uart1/start_tx_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/start_tx_reg .single_bit_orig_name uart1/start_tx
set_db -quiet inst:MCU/uart1/start_tx_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/start_tx_reg/Q .original_name uart1/start_tx/q
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[0]} .original_name {{uart1/tx_bit_cntr[0]}}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[0]} .single_bit_orig_name {uart1/tx_bit_cntr[0]}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_bit_cntr_reg[0]/Q} .original_name {uart1/tx_bit_cntr[0]/q}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[1]} .original_name {{uart1/tx_bit_cntr[1]}}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[1]} .single_bit_orig_name {uart1/tx_bit_cntr[1]}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_bit_cntr_reg[1]/Q} .original_name {uart1/tx_bit_cntr[1]/q}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[2]} .original_name {{uart1/tx_bit_cntr[2]}}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[2]} .single_bit_orig_name {uart1/tx_bit_cntr[2]}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_bit_cntr_reg[2]/Q} .original_name {uart1/tx_bit_cntr[2]/q}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[3]} .original_name {{uart1/tx_bit_cntr[3]}}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[3]} .single_bit_orig_name {uart1/tx_bit_cntr[3]}
set_db -quiet {inst:MCU/uart1/tx_bit_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_bit_cntr_reg[3]/Q} .original_name {uart1/tx_bit_cntr[3]/q}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[0]} .original_name {{uart1/tx_clk_cntr[0]}}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[0]} .single_bit_orig_name {uart1/tx_clk_cntr[0]}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_clk_cntr_reg[0]/QN} .original_name {uart1/tx_clk_cntr[0]/q}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[1]} .original_name {{uart1/tx_clk_cntr[1]}}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[1]} .single_bit_orig_name {uart1/tx_clk_cntr[1]}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_clk_cntr_reg[1]/Q} .original_name {uart1/tx_clk_cntr[1]/q}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[2]} .original_name {{uart1/tx_clk_cntr[2]}}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[2]} .single_bit_orig_name {uart1/tx_clk_cntr[2]}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_clk_cntr_reg[2]/Q} .original_name {uart1/tx_clk_cntr[2]/q}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[3]} .original_name {{uart1/tx_clk_cntr[3]}}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[3]} .single_bit_orig_name {uart1/tx_clk_cntr[3]}
set_db -quiet {inst:MCU/uart1/tx_clk_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/tx_clk_cntr_reg[3]/Q} .original_name {uart1/tx_clk_cntr[3]/q}
set_db -quiet inst:MCU/uart1/tx_in_progress_reg .original_name uart1/tx_in_progress
set_db -quiet inst:MCU/uart1/tx_in_progress_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/tx_in_progress_reg .single_bit_orig_name uart1/tx_in_progress
set_db -quiet inst:MCU/uart1/tx_in_progress_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/tx_in_progress_reg/QN .original_name uart1/tx_in_progress/q
set_db -quiet inst:MCU/uart1/tx_parity_reg .original_name uart1/tx_parity
set_db -quiet inst:MCU/uart1/tx_parity_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/tx_parity_reg .single_bit_orig_name uart1/tx_parity
set_db -quiet inst:MCU/uart1/tx_parity_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/tx_parity_reg/Q .original_name uart1/tx_parity/q
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[0]} .original_name {{uart1/ud_cntr[0]}}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[0]} .single_bit_orig_name {uart1/ud_cntr[0]}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/ud_cntr_reg[0]/Q} .original_name {uart1/ud_cntr[0]/q}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[1]} .original_name {{uart1/ud_cntr[1]}}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[1]} .single_bit_orig_name {uart1/ud_cntr[1]}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/ud_cntr_reg[1]/Q} .original_name {uart1/ud_cntr[1]/q}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[2]} .original_name {{uart1/ud_cntr[2]}}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[2]} .single_bit_orig_name {uart1/ud_cntr[2]}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/ud_cntr_reg[2]/Q} .original_name {uart1/ud_cntr[2]/q}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[3]} .original_name {{uart1/ud_cntr[3]}}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[3]} .single_bit_orig_name {uart1/ud_cntr[3]}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/ud_cntr_reg[3]/Q} .original_name {uart1/ud_cntr[3]/q}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[4]} .original_name {{uart1/ud_cntr[4]}}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[4]} .single_bit_orig_name {uart1/ud_cntr[4]}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/ud_cntr_reg[4]/Q} .original_name {uart1/ud_cntr[4]/q}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[5]} .original_name {{uart1/ud_cntr[5]}}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[5]} .single_bit_orig_name {uart1/ud_cntr[5]}
set_db -quiet {inst:MCU/uart1/ud_cntr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MCU/uart1/ud_cntr_reg[5]/Q} .original_name {uart1/ud_cntr[5]/q}
set_db -quiet inst:MCU/uart1/USR_OVF_reg .original_name uart1/USR_OVF
set_db -quiet inst:MCU/uart1/USR_OVF_reg .orig_hdl_instantiated false
set_db -quiet inst:MCU/uart1/USR_OVF_reg .single_bit_orig_name uart1/USR_OVF
set_db -quiet inst:MCU/uart1/USR_OVF_reg .gint_phase_inversion false
set_db -quiet pin:MCU/uart1/USR_OVF_reg/QN .original_name uart1/USR_OVF/q
set_db -quiet pin:MCU/g9/Y .dont_touch false
# BEGIN PMBIST SECTION
# END PMBIST SECTION
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 19.15-s090_1
## flowkit v19.10-s018_1
## Written on 12:34:01 02-Nov 2025
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid be70bec9-10be-43ce-896d-a2a7ee1e1efe}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}

#############################################################
#####   User Defined Attributes   ###########################

