###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sun Mar  6 02:10:19 2022
#  Design:            Non_recursive_CIC1
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Non_recursive_CIC1_postCTS -outDir ../Reports/Timing/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[46]/C 
Endpoint:   Downsample1_bypass_reg_reg[46]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[46]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.363
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.599
  Slack Time                   -1.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.732 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.734 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.789 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.794 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.978 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.249 |    1.981 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.040 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30                | INHDX12   | 0.002 |   0.310 |    2.042 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99                | INHDX12   | 0.051 |   0.361 |    2.093 | 
     | Downsample1_bypass_reg_reg[46]/C |   ^   | clk__L5_N99                | SDFRQHDX1 | 0.002 |   0.363 |    2.095 | 
     | Downsample1_bypass_reg_reg[46]/Q |   ^   | Downsample1_bypass_reg[46] | SDFRQHDX1 | 0.236 |   0.599 |    2.332 | 
     | Downsample1_bypass_reg_reg[46]/D |   ^   | Downsample1_bypass_reg[46] | SDFRQHDX1 | 0.000 |   0.599 |    2.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk         |           |       |   0.000 |   -1.732 | 
     | clk__L1_I0/A                     |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.730 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.675 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.670 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8  | BUHDX12   | 0.108 |   0.171 |   -1.562 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8  | INHDX12   | 0.014 |   0.184 |   -1.548 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10 | INHDX12   | 0.062 |   0.246 |   -1.486 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10 | INHDX12   | 0.003 |   0.250 |   -1.483 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30 | INHDX12   | 0.058 |   0.308 |   -1.424 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30 | INHDX12   | 0.002 |   0.310 |   -1.422 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99 | INHDX12   | 0.051 |   0.362 |   -1.371 | 
     | Downsample1_bypass_reg_reg[46]/C |   ^   | clk__L5_N99 | SDFRQHDX1 | 0.002 |   0.363 |   -1.369 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[20]/C 
Endpoint:   Downsample1_bypass_reg_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[20]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.348
  Arrival Time                  0.616
  Slack Time                   -1.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.732 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.734 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.789 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.794 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.978 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.252 |    1.984 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.069 |   0.321 |    2.053 | 
     | clk__L5_I105/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.324 |    2.056 | 
     | clk__L5_I105/Q                   |   ^   | clk__L5_N105               | INHDX12   | 0.054 |   0.377 |    2.109 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk__L5_N105               | SDFRQHDX1 | 0.002 |   0.380 |    2.112 | 
     | Downsample1_bypass_reg_reg[20]/Q |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.237 |   0.616 |    2.348 | 
     | Downsample1_bypass_reg_reg[20]/D |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.000 |   0.616 |    2.348 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.732 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.730 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.675 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.670 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.486 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.480 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.411 | 
     | clk__L5_I105/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.408 | 
     | clk__L5_I105/Q                   |   ^   | clk__L5_N105 | INHDX12   | 0.054 |   0.377 |   -1.354 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk__L5_N105 | SDFRQHDX1 | 0.002 |   0.380 |   -1.352 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[42]/C 
Endpoint:   Downsample1_bypass_reg_reg[42]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[42]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.601
  Slack Time                   -1.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.732 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.734 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.794 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.978 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.250 |    1.981 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.039 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30                | INHDX12   | 0.002 |   0.310 |    2.042 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99                | INHDX12   | 0.051 |   0.362 |    2.093 | 
     | Downsample1_bypass_reg_reg[42]/C |   ^   | clk__L5_N99                | SDFRQHDX1 | 0.003 |   0.364 |    2.096 | 
     | Downsample1_bypass_reg_reg[42]/Q |   ^   | Downsample1_bypass_reg[42] | SDFRQHDX1 | 0.237 |   0.601 |    2.332 | 
     | Downsample1_bypass_reg_reg[42]/D |   ^   | Downsample1_bypass_reg[42] | SDFRQHDX1 | 0.000 |   0.601 |    2.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk         |           |       |   0.000 |   -1.732 | 
     | clk__L1_I0/A                     |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.730 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.675 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8  | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8  | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10 | INHDX12   | 0.062 |   0.246 |   -1.486 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10 | INHDX12   | 0.003 |   0.250 |   -1.482 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30 | INHDX12   | 0.058 |   0.308 |   -1.424 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30 | INHDX12   | 0.002 |   0.310 |   -1.421 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99 | INHDX12   | 0.051 |   0.362 |   -1.370 | 
     | Downsample1_bypass_reg_reg[42]/C |   ^   | clk__L5_N99 | SDFRQHDX1 | 0.003 |   0.364 |   -1.368 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[35]/C 
Endpoint:   Downsample1_bypass_reg_reg[35]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[35]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.362
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.330
  Arrival Time                  0.598
  Slack Time                   -1.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.732 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.734 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.794 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.978 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.982 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.038 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.309 |    2.040 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.051 |   0.360 |    2.092 | 
     | Downsample1_bypass_reg_reg[35]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.002 |   0.362 |    2.093 | 
     | Downsample1_bypass_reg_reg[35]/Q |   ^   | Downsample1_bypass_reg[35] | SDFRQHDX1 | 0.237 |   0.598 |    2.330 | 
     | Downsample1_bypass_reg_reg[35]/D |   ^   | Downsample1_bypass_reg[35] | SDFRQHDX1 | 0.000 |   0.598 |    2.330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.732 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.730 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.675 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.481 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.425 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.309 |   -1.423 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.051 |   0.360 |   -1.371 | 
     | Downsample1_bypass_reg_reg[35]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.002 |   0.362 |   -1.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[37]/C 
Endpoint:   Downsample1_bypass_reg_reg[37]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[37]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.601
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.732 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.734 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.794 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.978 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.250 |    1.981 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.039 | 
     | clk__L5_I100/A                   |   v   | clk__L4_N30                | INHDX12   | 0.004 |   0.311 |    2.043 | 
     | clk__L5_I100/Q                   |   ^   | clk__L5_N100               | INHDX12   | 0.051 |   0.363 |    2.094 | 
     | Downsample1_bypass_reg_reg[37]/C |   ^   | clk__L5_N100               | SDFRQHDX1 | 0.001 |   0.364 |    2.095 | 
     | Downsample1_bypass_reg_reg[37]/Q |   ^   | Downsample1_bypass_reg[37] | SDFRQHDX1 | 0.237 |   0.601 |    2.332 | 
     | Downsample1_bypass_reg_reg[37]/D |   ^   | Downsample1_bypass_reg[37] | SDFRQHDX1 | 0.000 |   0.601 |    2.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.675 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.003 |   0.250 |   -1.482 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30  | INHDX12   | 0.058 |   0.308 |   -1.424 | 
     | clk__L5_I100/A                   |   v   | clk__L4_N30  | INHDX12   | 0.004 |   0.311 |   -1.420 | 
     | clk__L5_I100/Q                   |   ^   | clk__L5_N100 | INHDX12   | 0.051 |   0.363 |   -1.369 | 
     | Downsample1_bypass_reg_reg[37]/C |   ^   | clk__L5_N100 | SDFRQHDX1 | 0.001 |   0.364 |   -1.368 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[22]/C 
Endpoint:   Downsample1_bypass_reg_reg[22]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[22]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.359
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.327
  Arrival Time                  0.596
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.794 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.982 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.038 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.308 |    2.039 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.049 |   0.357 |    2.089 | 
     | Downsample1_bypass_reg_reg[22]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.001 |   0.359 |    2.090 | 
     | Downsample1_bypass_reg_reg[22]/Q |   ^   | Downsample1_bypass_reg[22] | SDFRQHDX1 | 0.237 |   0.596 |    2.327 | 
     | Downsample1_bypass_reg_reg[22]/D |   ^   | Downsample1_bypass_reg[22] | SDFRQHDX1 | 0.000 |   0.596 |    2.327 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.675 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.481 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.425 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.001 |   0.308 |   -1.423 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.049 |   0.357 |   -1.374 | 
     | Downsample1_bypass_reg_reg[22]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.001 |   0.359 |   -1.373 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[36]/C 
Endpoint:   Downsample1_bypass_reg_reg[36]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[36]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.362
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.330
  Arrival Time                  0.599
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.794 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.981 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.038 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.309 |    2.040 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.051 |   0.360 |    2.091 | 
     | Downsample1_bypass_reg_reg[36]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.002 |   0.362 |    2.093 | 
     | Downsample1_bypass_reg_reg[36]/Q |   ^   | Downsample1_bypass_reg[36] | SDFRQHDX1 | 0.237 |   0.599 |    2.330 | 
     | Downsample1_bypass_reg_reg[36]/D |   ^   | Downsample1_bypass_reg[36] | SDFRQHDX1 | 0.000 |   0.599 |    2.330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.675 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.481 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.425 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.309 |   -1.423 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.051 |   0.360 |   -1.371 | 
     | Downsample1_bypass_reg_reg[36]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.002 |   0.362 |   -1.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[44]/C 
Endpoint:   Downsample1_bypass_reg_reg[44]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[44]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.601
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.794 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.250 |    1.981 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.039 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30                | INHDX12   | 0.002 |   0.310 |    2.042 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99                | INHDX12   | 0.051 |   0.362 |    2.093 | 
     | Downsample1_bypass_reg_reg[44]/C |   ^   | clk__L5_N99                | SDFRQHDX1 | 0.003 |   0.364 |    2.095 | 
     | Downsample1_bypass_reg_reg[44]/Q |   ^   | Downsample1_bypass_reg[44] | SDFRQHDX1 | 0.237 |   0.601 |    2.332 | 
     | Downsample1_bypass_reg_reg[44]/D |   ^   | Downsample1_bypass_reg[44] | SDFRQHDX1 | 0.000 |   0.601 |    2.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk         |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.675 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8  | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8  | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10 | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10 | INHDX12   | 0.003 |   0.250 |   -1.482 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30 | INHDX12   | 0.058 |   0.308 |   -1.423 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30 | INHDX12   | 0.002 |   0.310 |   -1.421 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99 | INHDX12   | 0.051 |   0.362 |   -1.370 | 
     | Downsample1_bypass_reg_reg[44]/C |   ^   | clk__L5_N99 | SDFRQHDX1 | 0.003 |   0.364 |   -1.367 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[39]/C 
Endpoint:   Downsample1_bypass_reg_reg[39]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[39]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.360
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.329
  Arrival Time                  0.598
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.916 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.981 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.038 | 
     | clk__L5_I103/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.309 |    2.040 | 
     | clk__L5_I103/Q                   |   ^   | clk__L5_N103               | INHDX12   | 0.050 |   0.359 |    2.090 | 
     | Downsample1_bypass_reg_reg[39]/C |   ^   | clk__L5_N103               | SDFRQHDX1 | 0.001 |   0.360 |    2.092 | 
     | Downsample1_bypass_reg_reg[39]/Q |   ^   | Downsample1_bypass_reg[39] | SDFRQHDX1 | 0.237 |   0.598 |    2.329 | 
     | Downsample1_bypass_reg_reg[39]/D |   ^   | Downsample1_bypass_reg[39] | SDFRQHDX1 | 0.000 |   0.598 |    2.329 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.481 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.425 | 
     | clk__L5_I103/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.309 |   -1.422 | 
     | clk__L5_I103/Q                   |   ^   | clk__L5_N103 | INHDX12   | 0.050 |   0.359 |   -1.372 | 
     | Downsample1_bypass_reg_reg[39]/C |   ^   | clk__L5_N103 | SDFRQHDX1 | 0.001 |   0.360 |   -1.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[43]/C 
Endpoint:   Downsample1_bypass_reg_reg[43]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[43]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.365
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.334
  Arrival Time                  0.602
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.902 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.250 |    1.981 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.039 | 
     | clk__L5_I100/A                   |   v   | clk__L4_N30                | INHDX12   | 0.004 |   0.311 |    2.042 | 
     | clk__L5_I100/Q                   |   ^   | clk__L5_N100               | INHDX12   | 0.051 |   0.363 |    2.094 | 
     | Downsample1_bypass_reg_reg[43]/C |   ^   | clk__L5_N100               | SDFRQHDX1 | 0.002 |   0.365 |    2.096 | 
     | Downsample1_bypass_reg_reg[43]/Q |   ^   | Downsample1_bypass_reg[43] | SDFRQHDX1 | 0.237 |   0.602 |    2.334 | 
     | Downsample1_bypass_reg_reg[43]/D |   ^   | Downsample1_bypass_reg[43] | SDFRQHDX1 | 0.000 |   0.602 |    2.334 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.561 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.547 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.003 |   0.250 |   -1.482 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30  | INHDX12   | 0.058 |   0.308 |   -1.423 | 
     | clk__L5_I100/A                   |   v   | clk__L4_N30  | INHDX12   | 0.004 |   0.311 |   -1.420 | 
     | clk__L5_I100/Q                   |   ^   | clk__L5_N100 | INHDX12   | 0.051 |   0.363 |   -1.368 | 
     | Downsample1_bypass_reg_reg[43]/C |   ^   | clk__L5_N100 | SDFRQHDX1 | 0.002 |   0.365 |   -1.366 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[4]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[4]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.366
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.335
  Arrival Time                  0.604
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                               |   ^   | clk                                  | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0                           | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0                           | BUHDX6    | 0.009 |   0.066 |    1.797 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7                           | BUHDX6    | 0.117 |   0.183 |    1.914 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7                           | INHDX12   | 0.005 |   0.187 |    1.918 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9                           | INHDX12   | 0.058 |   0.245 |    1.976 | 
     | clk__L4_I28/A                              |   ^   | clk__L3_N9                           | INHDX12   | 0.007 |   0.252 |    1.983 | 
     | clk__L4_I28/Q                              |   v   | clk__L4_N28                          | INHDX12   | 0.058 |   0.310 |    2.041 | 
     | clk__L5_I93/A                              |   v   | clk__L4_N28                          | INHDX12   | 0.003 |   0.313 |    2.044 | 
     | clk__L5_I93/Q                              |   ^   | clk__L5_N93                          | INHDX12   | 0.051 |   0.365 |    2.096 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/C |   ^   | clk__L5_N93                          | SDFRQHDX1 | 0.002 |   0.366 |    2.097 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[4] | SDFRQHDX1 | 0.237 |   0.604 |    2.335 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[4] | SDFRQHDX1 | 0.000 |   0.604 |    2.335 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0  | BUHDX6    | 0.009 |   0.066 |   -1.665 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7  | BUHDX6    | 0.117 |   0.183 |   -1.548 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7  | INHDX12   | 0.005 |   0.187 |   -1.544 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9  | INHDX12   | 0.058 |   0.245 |   -1.486 | 
     | clk__L4_I28/A                              |   ^   | clk__L3_N9  | INHDX12   | 0.007 |   0.252 |   -1.479 | 
     | clk__L4_I28/Q                              |   v   | clk__L4_N28 | INHDX12   | 0.058 |   0.310 |   -1.421 | 
     | clk__L5_I93/A                              |   v   | clk__L4_N28 | INHDX12   | 0.003 |   0.313 |   -1.418 | 
     | clk__L5_I93/Q                              |   ^   | clk__L5_N93 | INHDX12   | 0.051 |   0.365 |   -1.366 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/C |   ^   | clk__L5_N93 | SDFRQHDX1 | 0.002 |   0.366 |   -1.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[3]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[3]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.366
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.335
  Arrival Time                  0.604
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                               |   ^   | clk                                  | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0                           | INHDX12   | 0.055 |   0.057 |    1.788 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0                           | BUHDX6    | 0.009 |   0.066 |    1.797 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7                           | BUHDX6    | 0.117 |   0.183 |    1.914 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7                           | INHDX12   | 0.005 |   0.187 |    1.918 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9                           | INHDX12   | 0.058 |   0.245 |    1.976 | 
     | clk__L4_I28/A                              |   ^   | clk__L3_N9                           | INHDX12   | 0.007 |   0.253 |    1.983 | 
     | clk__L4_I28/Q                              |   v   | clk__L4_N28                          | INHDX12   | 0.058 |   0.310 |    2.041 | 
     | clk__L5_I93/A                              |   v   | clk__L4_N28                          | INHDX12   | 0.003 |   0.313 |    2.044 | 
     | clk__L5_I93/Q                              |   ^   | clk__L5_N93                          | INHDX12   | 0.051 |   0.365 |    2.096 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/C |   ^   | clk__L5_N93                          | SDFRQHDX1 | 0.002 |   0.366 |    2.097 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[3] | SDFRQHDX1 | 0.237 |   0.604 |    2.335 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[3] | SDFRQHDX1 | 0.000 |   0.604 |    2.335 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0  | BUHDX6    | 0.009 |   0.066 |   -1.665 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7  | BUHDX6    | 0.117 |   0.183 |   -1.548 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7  | INHDX12   | 0.005 |   0.187 |   -1.544 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9  | INHDX12   | 0.058 |   0.245 |   -1.486 | 
     | clk__L4_I28/A                              |   ^   | clk__L3_N9  | INHDX12   | 0.007 |   0.252 |   -1.478 | 
     | clk__L4_I28/Q                              |   v   | clk__L4_N28 | INHDX12   | 0.058 |   0.310 |   -1.421 | 
     | clk__L5_I93/A                              |   v   | clk__L4_N28 | INHDX12   | 0.003 |   0.313 |   -1.418 | 
     | clk__L5_I93/Q                              |   ^   | clk__L5_N93 | INHDX12   | 0.051 |   0.365 |   -1.366 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/C |   ^   | clk__L5_N93 | SDFRQHDX1 | 0.002 |   0.366 |   -1.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[47]/C 
Endpoint:   Downsample1_bypass_reg_reg[47]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[47]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.602
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.250 |    1.980 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.039 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30                | INHDX12   | 0.002 |   0.310 |    2.041 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99                | INHDX12   | 0.051 |   0.362 |    2.092 | 
     | Downsample1_bypass_reg_reg[47]/C |   ^   | clk__L5_N99                | SDFRQHDX1 | 0.003 |   0.364 |    2.095 | 
     | Downsample1_bypass_reg_reg[47]/Q |   ^   | Downsample1_bypass_reg[47] | SDFRQHDX1 | 0.237 |   0.602 |    2.332 | 
     | Downsample1_bypass_reg_reg[47]/D |   ^   | Downsample1_bypass_reg[47] | SDFRQHDX1 | 0.000 |   0.602 |    2.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk         |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8  | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8  | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10 | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10 | INHDX12   | 0.003 |   0.250 |   -1.481 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30 | INHDX12   | 0.058 |   0.308 |   -1.423 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30 | INHDX12   | 0.002 |   0.310 |   -1.421 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99 | INHDX12   | 0.051 |   0.362 |   -1.369 | 
     | Downsample1_bypass_reg_reg[47]/C |   ^   | clk__L5_N99 | SDFRQHDX1 | 0.003 |   0.364 |   -1.367 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[30]/C 
Endpoint:   Downsample1_bypass_reg_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[30]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.361
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.330
  Arrival Time                  0.599
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.981 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.037 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.309 |    2.039 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.051 |   0.360 |    2.091 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.001 |   0.361 |    2.092 | 
     | Downsample1_bypass_reg_reg[30]/Q |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.238 |   0.599 |    2.330 | 
     | Downsample1_bypass_reg_reg[30]/D |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.000 |   0.599 |    2.330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.669 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.481 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.424 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.309 |   -1.422 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.051 |   0.360 |   -1.371 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.001 |   0.361 |   -1.369 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[2]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.366
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.335
  Arrival Time                  0.604
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                               |   ^   | clk                                  | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0                           | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0                           | BUHDX6    | 0.009 |   0.066 |    1.797 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7                           | BUHDX6    | 0.117 |   0.183 |    1.914 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7                           | INHDX12   | 0.005 |   0.187 |    1.918 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9                           | INHDX12   | 0.058 |   0.245 |    1.976 | 
     | clk__L4_I28/A                              |   ^   | clk__L3_N9                           | INHDX12   | 0.007 |   0.253 |    1.983 | 
     | clk__L4_I28/Q                              |   v   | clk__L4_N28                          | INHDX12   | 0.058 |   0.310 |    2.041 | 
     | clk__L5_I93/A                              |   v   | clk__L4_N28                          | INHDX12   | 0.003 |   0.313 |    2.044 | 
     | clk__L5_I93/Q                              |   ^   | clk__L5_N93                          | INHDX12   | 0.051 |   0.365 |    2.096 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/C |   ^   | clk__L5_N93                          | SDFRQHDX1 | 0.002 |   0.366 |    2.097 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[2] | SDFRQHDX1 | 0.238 |   0.604 |    2.335 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[2] | SDFRQHDX1 | 0.000 |   0.604 |    2.335 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0  | BUHDX6    | 0.009 |   0.066 |   -1.665 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7  | BUHDX6    | 0.117 |   0.183 |   -1.548 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7  | INHDX12   | 0.005 |   0.187 |   -1.543 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9  | INHDX12   | 0.058 |   0.245 |   -1.486 | 
     | clk__L4_I28/A                              |   ^   | clk__L3_N9  | INHDX12   | 0.007 |   0.252 |   -1.478 | 
     | clk__L4_I28/Q                              |   v   | clk__L4_N28 | INHDX12   | 0.058 |   0.310 |   -1.421 | 
     | clk__L5_I93/A                              |   v   | clk__L4_N28 | INHDX12   | 0.003 |   0.313 |   -1.418 | 
     | clk__L5_I93/Q                              |   ^   | clk__L5_N93 | INHDX12   | 0.051 |   0.365 |   -1.366 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/C |   ^   | clk__L5_N93 | SDFRQHDX1 | 0.002 |   0.366 |   -1.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[2]/C 
Endpoint:   Downsample_bypass_reg_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[2]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.370
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.338
  Arrival Time                  0.607
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                   |   ^   | clk                      | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                   |   v   | clk__L1_N0               | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I5/A                   |   v   | clk__L1_N0               | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I5/Q                   |   v   | clk__L2_N5               | BUHDX12   | 0.107 |   0.170 |    1.900 | 
     | clk__L3_I7/A                   |   v   | clk__L2_N5               | INHDX12   | 0.022 |   0.192 |    1.923 | 
     | clk__L3_I7/Q                   |   ^   | clk__L3_N7               | INHDX12   | 0.062 |   0.254 |    1.985 | 
     | clk__L4_I22/A                  |   ^   | clk__L3_N7               | INHDX12   | 0.002 |   0.256 |    1.987 | 
     | clk__L4_I22/Q                  |   v   | clk__L4_N22              | INHDX12   | 0.057 |   0.313 |    2.044 | 
     | clk__L5_I72/A                  |   v   | clk__L4_N22              | INHDX12   | 0.002 |   0.315 |    2.046 | 
     | clk__L5_I72/Q                  |   ^   | clk__L5_N72              | INHDX12   | 0.053 |   0.368 |    2.098 | 
     | Downsample_bypass_reg_reg[2]/C |   ^   | clk__L5_N72              | SDFRQHDX1 | 0.002 |   0.370 |    2.100 | 
     | Downsample_bypass_reg_reg[2]/Q |   ^   | Downsample_bypass_reg[2] | SDFRQHDX1 | 0.238 |   0.607 |    2.338 | 
     | Downsample_bypass_reg_reg[2]/D |   ^   | Downsample_bypass_reg[2] | SDFRQHDX1 | 0.000 |   0.607 |    2.338 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |       |             |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk         |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                   |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                   |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I5/A                   |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I5/Q                   |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.561 | 
     | clk__L3_I7/A                   |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.539 | 
     | clk__L3_I7/Q                   |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.477 | 
     | clk__L4_I22/A                  |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.256 |   -1.475 | 
     | clk__L4_I22/Q                  |   v   | clk__L4_N22 | INHDX12   | 0.057 |   0.313 |   -1.418 | 
     | clk__L5_I72/A                  |   v   | clk__L4_N22 | INHDX12   | 0.002 |   0.315 |   -1.416 | 
     | clk__L5_I72/Q                  |   ^   | clk__L5_N72 | INHDX12   | 0.053 |   0.368 |   -1.363 | 
     | Downsample_bypass_reg_reg[2]/C |   ^   | clk__L5_N72 | SDFRQHDX1 | 0.002 |   0.370 |   -1.361 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[17]/C 
Endpoint:   Downsample1_bypass_reg_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[17]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.350
  Arrival Time                  0.619
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.252 |    1.982 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.069 |   0.321 |    2.052 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.324 |    2.054 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.055 |   0.379 |    2.110 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.381 |    2.112 | 
     | Downsample1_bypass_reg_reg[17]/Q |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.238 |   0.619 |    2.350 | 
     | Downsample1_bypass_reg_reg[17]/D |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.000 |   0.619 |    2.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.485 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.479 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.409 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.407 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.055 |   0.379 |   -1.352 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.381 |   -1.349 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[40]/C 
Endpoint:   Downsample1_bypass_reg_reg[40]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[40]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.602
  Slack Time                   -1.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.731 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.733 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.977 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.250 |    1.980 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.038 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30                | INHDX12   | 0.002 |   0.310 |    2.041 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99                | INHDX12   | 0.051 |   0.362 |    2.092 | 
     | Downsample1_bypass_reg_reg[40]/C |   ^   | clk__L5_N99                | SDFRQHDX1 | 0.002 |   0.364 |    2.095 | 
     | Downsample1_bypass_reg_reg[40]/Q |   ^   | Downsample1_bypass_reg[40] | SDFRQHDX1 | 0.238 |   0.602 |    2.332 | 
     | Downsample1_bypass_reg_reg[40]/D |   ^   | Downsample1_bypass_reg[40] | SDFRQHDX1 | 0.000 |   0.602 |    2.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk         |           |       |   0.000 |   -1.731 | 
     | clk__L1_I0/A                     |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8  | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8  | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10 | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10 | INHDX12   | 0.003 |   0.250 |   -1.481 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30 | INHDX12   | 0.058 |   0.308 |   -1.423 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30 | INHDX12   | 0.002 |   0.310 |   -1.420 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99 | INHDX12   | 0.051 |   0.362 |   -1.369 | 
     | Downsample1_bypass_reg_reg[40]/C |   ^   | clk__L5_N99 | SDFRQHDX1 | 0.002 |   0.364 |   -1.367 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[14]/C 
Endpoint:   Downsample_bypass_reg_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[14]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.348
  Arrival Time                  0.618
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I4/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.005 |   0.062 |    1.792 | 
     | clk__L2_I4/Q                    |   v   | clk__L2_N4                | BUHDX12   | 0.109 |   0.171 |    1.901 | 
     | clk__L3_I6/A                    |   v   | clk__L2_N4                | INHDX12   | 0.028 |   0.198 |    1.929 | 
     | clk__L3_I6/Q                    |   ^   | clk__L3_N6                | INHDX12   | 0.065 |   0.264 |    1.994 | 
     | clk__L4_I20/A                   |   ^   | clk__L3_N6                | INHDX12   | 0.002 |   0.266 |    1.997 | 
     | clk__L4_I20/Q                   |   v   | clk__L4_N20               | INHDX12   | 0.056 |   0.323 |    2.053 | 
     | clk__L5_I67/A                   |   v   | clk__L4_N20               | INHDX12   | 0.002 |   0.325 |    2.056 | 
     | clk__L5_I67/Q                   |   ^   | clk__L5_N67               | INHDX12   | 0.054 |   0.379 |    2.110 | 
     | Downsample_bypass_reg_reg[14]/C |   ^   | clk__L5_N67               | SDFRQHDX1 | 0.001 |   0.380 |    2.110 | 
     | Downsample_bypass_reg_reg[14]/Q |   ^   | Downsample_bypass_reg[14] | SDFRQHDX1 | 0.238 |   0.618 |    2.348 | 
     | Downsample_bypass_reg_reg[14]/D |   ^   | Downsample_bypass_reg[14] | SDFRQHDX1 | 0.000 |   0.618 |    2.348 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.729 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I4/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.005 |   0.062 |   -1.669 | 
     | clk__L2_I4/Q                    |   v   | clk__L2_N4  | BUHDX12   | 0.109 |   0.171 |   -1.560 | 
     | clk__L3_I6/A                    |   v   | clk__L2_N4  | INHDX12   | 0.028 |   0.198 |   -1.532 | 
     | clk__L3_I6/Q                    |   ^   | clk__L3_N6  | INHDX12   | 0.065 |   0.263 |   -1.467 | 
     | clk__L4_I20/A                   |   ^   | clk__L3_N6  | INHDX12   | 0.002 |   0.266 |   -1.464 | 
     | clk__L4_I20/Q                   |   v   | clk__L4_N20 | INHDX12   | 0.056 |   0.322 |   -1.408 | 
     | clk__L5_I67/A                   |   v   | clk__L4_N20 | INHDX12   | 0.002 |   0.325 |   -1.405 | 
     | clk__L5_I67/Q                   |   ^   | clk__L5_N67 | INHDX12   | 0.054 |   0.379 |   -1.351 | 
     | Downsample_bypass_reg_reg[14]/C |   ^   | clk__L5_N67 | SDFRQHDX1 | 0.001 |   0.380 |   -1.351 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[26]/C 
Endpoint:   Downsample_bypass_reg_reg[26]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[26]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.386
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.354
  Arrival Time                  0.624
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.900 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.923 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.985 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.987 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.055 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23               | INHDX12   | 0.003 |   0.327 |    2.058 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77               | INHDX12   | 0.056 |   0.383 |    2.114 | 
     | Downsample_bypass_reg_reg[26]/C |   ^   | clk__L5_N77               | SDFRQHDX1 | 0.002 |   0.386 |    2.116 | 
     | Downsample_bypass_reg_reg[26]/Q |   ^   | Downsample_bypass_reg[26] | SDFRQHDX1 | 0.238 |   0.624 |    2.354 | 
     | Downsample_bypass_reg_reg[26]/D |   ^   | Downsample_bypass_reg[26] | SDFRQHDX1 | 0.000 |   0.624 |    2.354 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.561 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.538 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.476 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.474 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.406 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23 | INHDX12   | 0.003 |   0.327 |   -1.403 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77 | INHDX12   | 0.056 |   0.383 |   -1.347 | 
     | Downsample_bypass_reg_reg[26]/C |   ^   | clk__L5_N77 | SDFRQHDX1 | 0.002 |   0.386 |   -1.345 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[19]/C 
Endpoint:   Downsample_bypass_reg_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[19]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.387
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.355
  Arrival Time                  0.625
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.900 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.923 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.985 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.987 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.055 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23               | INHDX12   | 0.003 |   0.327 |    2.058 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77               | INHDX12   | 0.056 |   0.383 |    2.114 | 
     | Downsample_bypass_reg_reg[19]/C |   ^   | clk__L5_N77               | SDFRQHDX1 | 0.003 |   0.387 |    2.117 | 
     | Downsample_bypass_reg_reg[19]/Q |   ^   | Downsample_bypass_reg[19] | SDFRQHDX1 | 0.238 |   0.625 |    2.355 | 
     | Downsample_bypass_reg_reg[19]/D |   ^   | Downsample_bypass_reg[19] | SDFRQHDX1 | 0.000 |   0.625 |    2.355 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.561 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.538 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.476 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.474 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.406 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23 | INHDX12   | 0.003 |   0.327 |   -1.403 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77 | INHDX12   | 0.056 |   0.383 |   -1.347 | 
     | Downsample_bypass_reg_reg[19]/C |   ^   | clk__L5_N77 | SDFRQHDX1 | 0.003 |   0.387 |   -1.344 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[24]/C 
Endpoint:   Downsample_bypass_reg_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[24]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.387
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.355
  Arrival Time                  0.625
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.900 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.923 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.985 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.987 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.055 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23               | INHDX12   | 0.003 |   0.327 |    2.058 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77               | INHDX12   | 0.056 |   0.383 |    2.114 | 
     | Downsample_bypass_reg_reg[24]/C |   ^   | clk__L5_N77               | SDFRQHDX1 | 0.003 |   0.387 |    2.117 | 
     | Downsample_bypass_reg_reg[24]/Q |   ^   | Downsample_bypass_reg[24] | SDFRQHDX1 | 0.238 |   0.625 |    2.355 | 
     | Downsample_bypass_reg_reg[24]/D |   ^   | Downsample_bypass_reg[24] | SDFRQHDX1 | 0.000 |   0.625 |    2.355 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.561 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.538 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.476 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.474 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.406 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23 | INHDX12   | 0.003 |   0.327 |   -1.403 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77 | INHDX12   | 0.056 |   0.383 |   -1.347 | 
     | Downsample_bypass_reg_reg[24]/C |   ^   | clk__L5_N77 | SDFRQHDX1 | 0.003 |   0.387 |   -1.344 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[45]/C 
Endpoint:   Downsample1_bypass_reg_reg[45]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[45]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.333
  Arrival Time                  0.602
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.249 |    1.980 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.038 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30                | INHDX12   | 0.002 |   0.310 |    2.041 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99                | INHDX12   | 0.051 |   0.361 |    2.092 | 
     | Downsample1_bypass_reg_reg[45]/C |   ^   | clk__L5_N99                | SDFRQHDX1 | 0.003 |   0.364 |    2.095 | 
     | Downsample1_bypass_reg_reg[45]/Q |   ^   | Downsample1_bypass_reg[45] | SDFRQHDX1 | 0.238 |   0.602 |    2.333 | 
     | Downsample1_bypass_reg_reg[45]/D |   ^   | Downsample1_bypass_reg[45] | SDFRQHDX1 | 0.000 |   0.602 |    2.333 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8  | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8  | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10 | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10 | INHDX12   | 0.003 |   0.250 |   -1.481 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30 | INHDX12   | 0.058 |   0.308 |   -1.423 | 
     | clk__L5_I99/A                    |   v   | clk__L4_N30 | INHDX12   | 0.002 |   0.310 |   -1.420 | 
     | clk__L5_I99/Q                    |   ^   | clk__L5_N99 | INHDX12   | 0.051 |   0.362 |   -1.369 | 
     | Downsample1_bypass_reg_reg[45]/C |   ^   | clk__L5_N99 | SDFRQHDX1 | 0.003 |   0.364 |   -1.366 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[29]/C 
Endpoint:   Downsample1_bypass_reg_reg[29]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[29]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.361
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.330
  Arrival Time                  0.599
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.037 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.309 |    2.039 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.051 |   0.360 |    2.090 | 
     | Downsample1_bypass_reg_reg[29]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.001 |   0.361 |    2.092 | 
     | Downsample1_bypass_reg_reg[29]/Q |   ^   | Downsample1_bypass_reg[29] | SDFRQHDX1 | 0.238 |   0.599 |    2.330 | 
     | Downsample1_bypass_reg_reg[29]/D |   ^   | Downsample1_bypass_reg[29] | SDFRQHDX1 | 0.000 |   0.599 |    2.330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.480 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.424 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.309 |   -1.422 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.051 |   0.360 |   -1.370 | 
     | Downsample1_bypass_reg_reg[29]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.001 |   0.361 |   -1.369 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[21]/C 
Endpoint:   Downsample1_bypass_reg_reg[21]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[21]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.348
  Arrival Time                  0.618
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.252 |    1.982 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.069 |   0.321 |    2.051 | 
     | clk__L5_I105/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.324 |    2.054 | 
     | clk__L5_I105/Q                   |   ^   | clk__L5_N105               | INHDX12   | 0.054 |   0.377 |    2.108 | 
     | Downsample1_bypass_reg_reg[21]/C |   ^   | clk__L5_N105               | SDFRQHDX1 | 0.002 |   0.380 |    2.110 | 
     | Downsample1_bypass_reg_reg[21]/Q |   ^   | Downsample1_bypass_reg[21] | SDFRQHDX1 | 0.238 |   0.618 |    2.348 | 
     | Downsample1_bypass_reg_reg[21]/D |   ^   | Downsample1_bypass_reg[21] | SDFRQHDX1 | 0.000 |   0.618 |    2.348 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.170 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.478 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.409 | 
     | clk__L5_I105/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.407 | 
     | clk__L5_I105/Q                   |   ^   | clk__L5_N105 | INHDX12   | 0.054 |   0.377 |   -1.353 | 
     | Downsample1_bypass_reg_reg[21]/C |   ^   | clk__L5_N105 | SDFRQHDX1 | 0.002 |   0.380 |   -1.350 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[18]/C 
Endpoint:   Downsample1_bypass_reg_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[18]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.350
  Arrival Time                  0.619
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.252 |    1.982 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.069 |   0.321 |    2.051 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.324 |    2.055 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.055 |   0.379 |    2.109 | 
     | Downsample1_bypass_reg_reg[18]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.002 |   0.381 |    2.112 | 
     | Downsample1_bypass_reg_reg[18]/Q |   ^   | Downsample1_bypass_reg[18] | SDFRQHDX1 | 0.238 |   0.619 |    2.350 | 
     | Downsample1_bypass_reg_reg[18]/D |   ^   | Downsample1_bypass_reg[18] | SDFRQHDX1 | 0.000 |   0.619 |    2.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.170 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.478 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.409 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.324 |   -1.406 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.055 |   0.379 |   -1.351 | 
     | Downsample1_bypass_reg_reg[18]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.002 |   0.381 |   -1.349 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[5]/C 
Endpoint:   Downsample_bypass_reg_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[5]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.370
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.608
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                   |   ^   | clk                      | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                   |   v   | clk__L1_N0               | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I5/A                   |   v   | clk__L1_N0               | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I5/Q                   |   v   | clk__L2_N5               | BUHDX12   | 0.107 |   0.170 |    1.900 | 
     | clk__L3_I7/A                   |   v   | clk__L2_N5               | INHDX12   | 0.022 |   0.192 |    1.922 | 
     | clk__L3_I7/Q                   |   ^   | clk__L3_N7               | INHDX12   | 0.062 |   0.254 |    1.984 | 
     | clk__L4_I22/A                  |   ^   | clk__L3_N7               | INHDX12   | 0.002 |   0.256 |    1.986 | 
     | clk__L4_I22/Q                  |   v   | clk__L4_N22              | INHDX12   | 0.057 |   0.313 |    2.043 | 
     | clk__L5_I72/A                  |   v   | clk__L4_N22              | INHDX12   | 0.002 |   0.315 |    2.045 | 
     | clk__L5_I72/Q                  |   ^   | clk__L5_N72              | INHDX12   | 0.053 |   0.368 |    2.098 | 
     | Downsample_bypass_reg_reg[5]/C |   ^   | clk__L5_N72              | SDFRQHDX1 | 0.002 |   0.370 |    2.100 | 
     | Downsample_bypass_reg_reg[5]/Q |   ^   | Downsample_bypass_reg[5] | SDFRQHDX1 | 0.238 |   0.608 |    2.339 | 
     | Downsample_bypass_reg_reg[5]/D |   ^   | Downsample_bypass_reg[5] | SDFRQHDX1 | 0.000 |   0.608 |    2.339 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |       |             |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                   |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                   |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I5/A                   |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I5/Q                   |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                   |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.538 | 
     | clk__L3_I7/Q                   |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.476 | 
     | clk__L4_I22/A                  |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.256 |   -1.474 | 
     | clk__L4_I22/Q                  |   v   | clk__L4_N22 | INHDX12   | 0.057 |   0.313 |   -1.417 | 
     | clk__L5_I72/A                  |   v   | clk__L4_N22 | INHDX12   | 0.002 |   0.315 |   -1.415 | 
     | clk__L5_I72/Q                  |   ^   | clk__L5_N72 | INHDX12   | 0.053 |   0.368 |   -1.362 | 
     | Downsample_bypass_reg_reg[5]/C |   ^   | clk__L5_N72 | SDFRQHDX1 | 0.002 |   0.370 |   -1.360 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[5]/C 
Endpoint:   Downsample1_bypass_reg_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[5]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.359
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.327
  Arrival Time                  0.597
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8                | BUHDX12   | 0.108 |   0.170 |    1.901 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8                | INHDX12   | 0.014 |   0.184 |    1.915 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10               | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                   |   ^   | clk__L3_N10               | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                   |   v   | clk__L4_N31               | INHDX12   | 0.056 |   0.307 |    2.037 | 
     | clk__L5_I101/A                  |   v   | clk__L4_N31               | INHDX12   | 0.001 |   0.308 |    2.038 | 
     | clk__L5_I101/Q                  |   ^   | clk__L5_N101              | INHDX12   | 0.049 |   0.357 |    2.088 | 
     | Downsample1_bypass_reg_reg[5]/C |   ^   | clk__L5_N101              | SDFRQHDX1 | 0.001 |   0.359 |    2.089 | 
     | Downsample1_bypass_reg_reg[5]/Q |   ^   | Downsample1_bypass_reg[5] | SDFRQHDX1 | 0.238 |   0.597 |    2.327 | 
     | Downsample1_bypass_reg_reg[5]/D |   ^   | Downsample1_bypass_reg[5] | SDFRQHDX1 | 0.000 |   0.597 |    2.327 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |       |              |           |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I31/A                   |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.480 | 
     | clk__L4_I31/Q                   |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.424 | 
     | clk__L5_I101/A                  |   v   | clk__L4_N31  | INHDX12   | 0.001 |   0.308 |   -1.422 | 
     | clk__L5_I101/Q                  |   ^   | clk__L5_N101 | INHDX12   | 0.049 |   0.357 |   -1.373 | 
     | Downsample1_bypass_reg_reg[5]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.001 |   0.359 |   -1.371 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[16]/C 
Endpoint:   Downsample1_bypass_reg_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.350
  Arrival Time                  0.620
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.252 |    1.982 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.069 |   0.321 |    2.051 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.002 |   0.324 |    2.054 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.055 |   0.379 |    2.109 | 
     | Downsample1_bypass_reg_reg[16]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.381 |    2.112 | 
     | Downsample1_bypass_reg_reg[16]/Q |   ^   | Downsample1_bypass_reg[16] | SDFRQHDX1 | 0.238 |   0.620 |    2.350 | 
     | Downsample1_bypass_reg_reg[16]/D |   ^   | Downsample1_bypass_reg[16] | SDFRQHDX1 | 0.000 |   0.620 |    2.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.478 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.409 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.406 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.055 |   0.379 |   -1.351 | 
     | Downsample1_bypass_reg_reg[16]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.381 |   -1.349 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[3]/C 
Endpoint:   Downsample_bypass_reg_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[3]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.370
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.338
  Arrival Time                  0.608
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                   |   ^   | clk                      | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                   |   v   | clk__L1_N0               | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I5/A                   |   v   | clk__L1_N0               | BUHDX12   | 0.006 |   0.062 |    1.793 | 
     | clk__L2_I5/Q                   |   v   | clk__L2_N5               | BUHDX12   | 0.107 |   0.170 |    1.900 | 
     | clk__L3_I7/A                   |   v   | clk__L2_N5               | INHDX12   | 0.022 |   0.192 |    1.922 | 
     | clk__L3_I7/Q                   |   ^   | clk__L3_N7               | INHDX12   | 0.062 |   0.254 |    1.984 | 
     | clk__L4_I22/A                  |   ^   | clk__L3_N7               | INHDX12   | 0.002 |   0.256 |    1.986 | 
     | clk__L4_I22/Q                  |   v   | clk__L4_N22              | INHDX12   | 0.057 |   0.313 |    2.043 | 
     | clk__L5_I72/A                  |   v   | clk__L4_N22              | INHDX12   | 0.002 |   0.315 |    2.045 | 
     | clk__L5_I72/Q                  |   ^   | clk__L5_N72              | INHDX12   | 0.053 |   0.368 |    2.098 | 
     | Downsample_bypass_reg_reg[3]/C |   ^   | clk__L5_N72              | SDFRQHDX1 | 0.002 |   0.370 |    2.100 | 
     | Downsample_bypass_reg_reg[3]/Q |   ^   | Downsample_bypass_reg[3] | SDFRQHDX1 | 0.238 |   0.608 |    2.338 | 
     | Downsample_bypass_reg_reg[3]/D |   ^   | Downsample_bypass_reg[3] | SDFRQHDX1 | 0.000 |   0.608 |    2.338 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |       |             |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                   |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                   |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.674 | 
     | clk__L2_I5/A                   |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I5/Q                   |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                   |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.538 | 
     | clk__L3_I7/Q                   |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.476 | 
     | clk__L4_I22/A                  |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.256 |   -1.474 | 
     | clk__L4_I22/Q                  |   v   | clk__L4_N22 | INHDX12   | 0.057 |   0.313 |   -1.417 | 
     | clk__L5_I72/A                  |   v   | clk__L4_N22 | INHDX12   | 0.002 |   0.315 |   -1.415 | 
     | clk__L5_I72/Q                  |   ^   | clk__L5_N72 | INHDX12   | 0.053 |   0.368 |   -1.362 | 
     | Downsample_bypass_reg_reg[3]/C |   ^   | clk__L5_N72 | SDFRQHDX1 | 0.002 |   0.370 |   -1.360 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[26]/C 
Endpoint:   Downsample1_bypass_reg_reg[26]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[26]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.358
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.326
  Arrival Time                  0.596
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.901 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.037 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.308 |    2.038 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.049 |   0.357 |    2.087 | 
     | Downsample1_bypass_reg_reg[26]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.001 |   0.358 |    2.088 | 
     | Downsample1_bypass_reg_reg[26]/Q |   ^   | Downsample1_bypass_reg[26] | SDFRQHDX1 | 0.238 |   0.596 |    2.326 | 
     | Downsample1_bypass_reg_reg[26]/D |   ^   | Downsample1_bypass_reg[26] | SDFRQHDX1 | 0.000 |   0.596 |    2.326 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.480 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.423 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.001 |   0.308 |   -1.422 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.049 |   0.357 |   -1.373 | 
     | Downsample1_bypass_reg_reg[26]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.001 |   0.358 |   -1.372 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[31]/C 
Endpoint:   Downsample1_bypass_reg_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[31]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.361
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.330
  Arrival Time                  0.600
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.900 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.037 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.309 |    2.039 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.051 |   0.360 |    2.090 | 
     | Downsample1_bypass_reg_reg[31]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.001 |   0.361 |    2.091 | 
     | Downsample1_bypass_reg_reg[31]/Q |   ^   | Downsample1_bypass_reg[31] | SDFRQHDX1 | 0.238 |   0.600 |    2.330 | 
     | Downsample1_bypass_reg_reg[31]/D |   ^   | Downsample1_bypass_reg[31] | SDFRQHDX1 | 0.000 |   0.600 |    2.330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.560 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.480 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.423 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.309 |   -1.421 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.051 |   0.360 |   -1.370 | 
     | Downsample1_bypass_reg_reg[31]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.001 |   0.361 |   -1.369 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[27]/C 
Endpoint:   Downsample_bypass_reg_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[27]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.386
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.354
  Arrival Time                  0.624
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.900 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.922 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.984 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.987 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.054 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23               | INHDX12   | 0.003 |   0.327 |    2.057 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77               | INHDX12   | 0.056 |   0.383 |    2.113 | 
     | Downsample_bypass_reg_reg[27]/C |   ^   | clk__L5_N77               | SDFRQHDX1 | 0.002 |   0.386 |    2.116 | 
     | Downsample_bypass_reg_reg[27]/Q |   ^   | Downsample_bypass_reg[27] | SDFRQHDX1 | 0.238 |   0.624 |    2.354 | 
     | Downsample_bypass_reg_reg[27]/D |   ^   | Downsample_bypass_reg[27] | SDFRQHDX1 | 0.000 |   0.624 |    2.354 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.538 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.476 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.473 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.406 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23 | INHDX12   | 0.003 |   0.328 |   -1.402 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77 | INHDX12   | 0.056 |   0.383 |   -1.347 | 
     | Downsample_bypass_reg_reg[27]/C |   ^   | clk__L5_N77 | SDFRQHDX1 | 0.002 |   0.386 |   -1.344 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[32]/C 
Endpoint:   Downsample1_bypass_reg_reg[32]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[32]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.361
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.330
  Arrival Time                  0.600
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.900 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.036 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.309 |    2.039 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.051 |   0.360 |    2.090 | 
     | Downsample1_bypass_reg_reg[32]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.001 |   0.361 |    2.091 | 
     | Downsample1_bypass_reg_reg[32]/Q |   ^   | Downsample1_bypass_reg[32] | SDFRQHDX1 | 0.238 |   0.600 |    2.330 | 
     | Downsample1_bypass_reg_reg[32]/D |   ^   | Downsample1_bypass_reg[32] | SDFRQHDX1 | 0.000 |   0.600 |    2.330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.559 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.480 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.423 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.309 |   -1.421 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.051 |   0.360 |   -1.370 | 
     | Downsample1_bypass_reg_reg[32]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.001 |   0.361 |   -1.369 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[17]/C 
Endpoint:   Downsample_bypass_reg_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[17]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.386
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.354
  Arrival Time                  0.624
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.900 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.922 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.984 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.987 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.054 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23               | INHDX12   | 0.003 |   0.327 |    2.057 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77               | INHDX12   | 0.056 |   0.383 |    2.113 | 
     | Downsample_bypass_reg_reg[17]/C |   ^   | clk__L5_N77               | SDFRQHDX1 | 0.002 |   0.386 |    2.116 | 
     | Downsample_bypass_reg_reg[17]/Q |   ^   | Downsample_bypass_reg[17] | SDFRQHDX1 | 0.239 |   0.624 |    2.354 | 
     | Downsample_bypass_reg_reg[17]/D |   ^   | Downsample_bypass_reg[17] | SDFRQHDX1 | 0.000 |   0.624 |    2.354 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.538 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.476 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.473 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.406 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23 | INHDX12   | 0.003 |   0.327 |   -1.402 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77 | INHDX12   | 0.056 |   0.383 |   -1.347 | 
     | Downsample_bypass_reg_reg[17]/C |   ^   | clk__L5_N77 | SDFRQHDX1 | 0.002 |   0.386 |   -1.344 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[10]/C 
Endpoint:   Downsample1_bypass_reg_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.350
  Arrival Time                  0.620
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.787 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.171 |    1.900 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.252 |    1.982 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.069 |   0.321 |    2.051 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.324 |    2.054 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.055 |   0.379 |    2.109 | 
     | Downsample1_bypass_reg_reg[10]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.002 |   0.381 |    2.111 | 
     | Downsample1_bypass_reg_reg[10]/Q |   ^   | Downsample1_bypass_reg[10] | SDFRQHDX1 | 0.238 |   0.620 |    2.350 | 
     | Downsample1_bypass_reg_reg[10]/D |   ^   | Downsample1_bypass_reg[10] | SDFRQHDX1 | 0.000 |   0.620 |    2.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.170 |   -1.559 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.546 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.478 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.409 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.324 |   -1.406 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.055 |   0.379 |   -1.351 | 
     | Downsample1_bypass_reg_reg[10]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.002 |   0.381 |   -1.349 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[23]/C 
Endpoint:   Downsample1_bypass_reg_reg[23]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[23]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.359
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.327
  Arrival Time                  0.597
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.900 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.036 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.308 |    2.038 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.049 |   0.357 |    2.087 | 
     | Downsample1_bypass_reg_reg[23]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.001 |   0.359 |    2.089 | 
     | Downsample1_bypass_reg_reg[23]/Q |   ^   | Downsample1_bypass_reg[23] | SDFRQHDX1 | 0.238 |   0.597 |    2.327 | 
     | Downsample1_bypass_reg_reg[23]/D |   ^   | Downsample1_bypass_reg[23] | SDFRQHDX1 | 0.000 |   0.597 |    2.327 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.668 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.559 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.545 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.480 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.423 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.001 |   0.308 |   -1.422 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.049 |   0.357 |   -1.372 | 
     | Downsample1_bypass_reg_reg[23]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.001 |   0.359 |   -1.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[34]/C 
Endpoint:   Downsample1_bypass_reg_reg[34]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[34]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.361
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.330
  Arrival Time                  0.600
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.900 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.036 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.309 |    2.038 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.051 |   0.360 |    2.090 | 
     | Downsample1_bypass_reg_reg[34]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.001 |   0.361 |    2.091 | 
     | Downsample1_bypass_reg_reg[34]/Q |   ^   | Downsample1_bypass_reg[34] | SDFRQHDX1 | 0.239 |   0.600 |    2.330 | 
     | Downsample1_bypass_reg_reg[34]/D |   ^   | Downsample1_bypass_reg[34] | SDFRQHDX1 | 0.000 |   0.600 |    2.330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.170 |   -1.559 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.545 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.480 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.423 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.309 |   -1.421 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.051 |   0.360 |   -1.370 | 
     | Downsample1_bypass_reg_reg[34]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.001 |   0.361 |   -1.369 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[28]/C 
Endpoint:   Downsample1_bypass_reg_reg[28]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[28]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.359
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.327
  Arrival Time                  0.597
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.900 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.036 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.308 |    2.038 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.049 |   0.357 |    2.087 | 
     | Downsample1_bypass_reg_reg[28]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.002 |   0.359 |    2.089 | 
     | Downsample1_bypass_reg_reg[28]/Q |   ^   | Downsample1_bypass_reg[28] | SDFRQHDX1 | 0.238 |   0.597 |    2.327 | 
     | Downsample1_bypass_reg_reg[28]/D |   ^   | Downsample1_bypass_reg[28] | SDFRQHDX1 | 0.000 |   0.597 |    2.327 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.559 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.545 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.480 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.423 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.001 |   0.308 |   -1.422 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.049 |   0.357 |   -1.372 | 
     | Downsample1_bypass_reg_reg[28]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.002 |   0.359 |   -1.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[31]/C 
Endpoint:   Downsample_bypass_reg_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[31]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.349
  Arrival Time                  0.619
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I4/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.005 |   0.062 |    1.792 | 
     | clk__L2_I4/Q                    |   v   | clk__L2_N4                | BUHDX12   | 0.109 |   0.171 |    1.900 | 
     | clk__L3_I6/A                    |   v   | clk__L2_N4                | INHDX12   | 0.028 |   0.198 |    1.928 | 
     | clk__L3_I6/Q                    |   ^   | clk__L3_N6                | INHDX12   | 0.065 |   0.263 |    1.993 | 
     | clk__L4_I20/A                   |   ^   | clk__L3_N6                | INHDX12   | 0.002 |   0.266 |    1.996 | 
     | clk__L4_I20/Q                   |   v   | clk__L4_N20               | INHDX12   | 0.056 |   0.322 |    2.052 | 
     | clk__L5_I67/A                   |   v   | clk__L4_N20               | INHDX12   | 0.002 |   0.325 |    2.055 | 
     | clk__L5_I67/Q                   |   ^   | clk__L5_N67               | INHDX12   | 0.054 |   0.379 |    2.109 | 
     | Downsample_bypass_reg_reg[31]/C |   ^   | clk__L5_N67               | SDFRQHDX1 | 0.001 |   0.380 |    2.110 | 
     | Downsample_bypass_reg_reg[31]/Q |   ^   | Downsample_bypass_reg[31] | SDFRQHDX1 | 0.239 |   0.619 |    2.349 | 
     | Downsample_bypass_reg_reg[31]/D |   ^   | Downsample_bypass_reg[31] | SDFRQHDX1 | 0.000 |   0.619 |    2.349 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I4/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.005 |   0.062 |   -1.668 | 
     | clk__L2_I4/Q                    |   v   | clk__L2_N4  | BUHDX12   | 0.109 |   0.171 |   -1.559 | 
     | clk__L3_I6/A                    |   v   | clk__L2_N4  | INHDX12   | 0.028 |   0.198 |   -1.531 | 
     | clk__L3_I6/Q                    |   ^   | clk__L3_N6  | INHDX12   | 0.065 |   0.263 |   -1.466 | 
     | clk__L4_I20/A                   |   ^   | clk__L3_N6  | INHDX12   | 0.002 |   0.266 |   -1.464 | 
     | clk__L4_I20/Q                   |   v   | clk__L4_N20 | INHDX12   | 0.056 |   0.322 |   -1.407 | 
     | clk__L5_I67/A                   |   v   | clk__L4_N20 | INHDX12   | 0.002 |   0.325 |   -1.405 | 
     | clk__L5_I67/Q                   |   ^   | clk__L5_N67 | INHDX12   | 0.054 |   0.379 |   -1.350 | 
     | Downsample_bypass_reg_reg[31]/C |   ^   | clk__L5_N67 | SDFRQHDX1 | 0.001 |   0.380 |   -1.349 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[9]/C 
Endpoint:   Downsample1_bypass_reg_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[9]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.350
  Arrival Time                  0.620
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8                | BUHDX12   | 0.108 |   0.171 |    1.900 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8                | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10               | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10               | INHDX12   | 0.006 |   0.252 |    1.981 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32               | INHDX12   | 0.069 |   0.321 |    2.051 | 
     | clk__L5_I104/A                  |   v   | clk__L4_N32               | INHDX12   | 0.003 |   0.324 |    2.054 | 
     | clk__L5_I104/Q                  |   ^   | clk__L5_N104              | INHDX12   | 0.055 |   0.379 |    2.109 | 
     | Downsample1_bypass_reg_reg[9]/C |   ^   | clk__L5_N104              | SDFRQHDX1 | 0.002 |   0.381 |    2.111 | 
     | Downsample1_bypass_reg_reg[9]/Q |   ^   | Downsample1_bypass_reg[9] | SDFRQHDX1 | 0.239 |   0.620 |    2.350 | 
     | Downsample1_bypass_reg_reg[9]/D |   ^   | Downsample1_bypass_reg[9] | SDFRQHDX1 | 0.000 |   0.620 |    2.350 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |       |              |           |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.559 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.545 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.484 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.478 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.408 | 
     | clk__L5_I104/A                  |   v   | clk__L4_N32  | INHDX12   | 0.003 |   0.324 |   -1.405 | 
     | clk__L5_I104/Q                  |   ^   | clk__L5_N104 | INHDX12   | 0.055 |   0.379 |   -1.351 | 
     | Downsample1_bypass_reg_reg[9]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.002 |   0.381 |   -1.348 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[11]/C 
Endpoint:   Downsample_bypass_reg_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[11]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.387
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.356
  Arrival Time                  0.626
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.063 |    1.792 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.899 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.922 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.984 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.986 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.054 | 
     | clk__L5_I75/A                   |   v   | clk__L4_N23               | INHDX12   | 0.004 |   0.328 |    2.058 | 
     | clk__L5_I75/Q                   |   ^   | clk__L5_N75               | INHDX12   | 0.059 |   0.387 |    2.117 | 
     | Downsample_bypass_reg_reg[11]/C |   ^   | clk__L5_N75               | SDFRQHDX1 | 0.000 |   0.387 |    2.117 | 
     | Downsample_bypass_reg_reg[11]/Q |   ^   | Downsample_bypass_reg[11] | SDFRQHDX1 | 0.239 |   0.626 |    2.356 | 
     | Downsample_bypass_reg_reg[11]/D |   ^   | Downsample_bypass_reg[11] | SDFRQHDX1 | 0.000 |   0.626 |    2.356 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.537 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.475 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.473 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.405 | 
     | clk__L5_I75/A                   |   v   | clk__L4_N23 | INHDX12   | 0.004 |   0.328 |   -1.401 | 
     | clk__L5_I75/Q                   |   ^   | clk__L5_N75 | INHDX12   | 0.059 |   0.387 |   -1.343 | 
     | Downsample_bypass_reg_reg[11]/C |   ^   | clk__L5_N75 | SDFRQHDX1 | 0.000 |   0.387 |   -1.342 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[38]/C 
Endpoint:   Downsample1_bypass_reg_reg[38]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[38]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.602
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.730 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.732 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.900 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.003 |   0.249 |    1.979 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30                | INHDX12   | 0.058 |   0.308 |    2.037 | 
     | clk__L5_I100/A                   |   v   | clk__L4_N30                | INHDX12   | 0.004 |   0.311 |    2.041 | 
     | clk__L5_I100/Q                   |   ^   | clk__L5_N100               | INHDX12   | 0.051 |   0.363 |    2.092 | 
     | Downsample1_bypass_reg_reg[38]/C |   ^   | clk__L5_N100               | SDFRQHDX1 | 0.001 |   0.364 |    2.093 | 
     | Downsample1_bypass_reg_reg[38]/Q |   ^   | Downsample1_bypass_reg[38] | SDFRQHDX1 | 0.239 |   0.602 |    2.332 | 
     | Downsample1_bypass_reg_reg[38]/D |   ^   | Downsample1_bypass_reg[38] | SDFRQHDX1 | 0.000 |   0.602 |    2.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.559 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.545 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.483 | 
     | clk__L4_I30/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.003 |   0.250 |   -1.480 | 
     | clk__L4_I30/Q                    |   v   | clk__L4_N30  | INHDX12   | 0.058 |   0.308 |   -1.422 | 
     | clk__L5_I100/A                   |   v   | clk__L4_N30  | INHDX12   | 0.004 |   0.311 |   -1.418 | 
     | clk__L5_I100/Q                   |   ^   | clk__L5_N100 | INHDX12   | 0.051 |   0.363 |   -1.367 | 
     | Downsample1_bypass_reg_reg[38]/C |   ^   | clk__L5_N100 | SDFRQHDX1 | 0.001 |   0.364 |   -1.366 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[25]/C 
Endpoint:   Downsample1_bypass_reg_reg[25]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[25]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.359
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.327
  Arrival Time                  0.597
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.729 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.731 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.108 |   0.170 |    1.900 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.184 |    1.914 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.062 |   0.246 |    1.976 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.250 |    1.980 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.056 |   0.307 |    2.036 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.308 |    2.037 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.049 |   0.357 |    2.087 | 
     | Downsample1_bypass_reg_reg[25]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.001 |   0.359 |    2.088 | 
     | Downsample1_bypass_reg_reg[25]/Q |   ^   | Downsample1_bypass_reg[25] | SDFRQHDX1 | 0.239 |   0.597 |    2.327 | 
     | Downsample1_bypass_reg_reg[25]/D |   ^   | Downsample1_bypass_reg[25] | SDFRQHDX1 | 0.000 |   0.597 |    2.327 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.729 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -1.727 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.559 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.545 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.483 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.004 |   0.250 |   -1.479 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.056 |   0.307 |   -1.423 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.001 |   0.308 |   -1.421 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.049 |   0.357 |   -1.372 | 
     | Downsample1_bypass_reg_reg[25]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.001 |   0.359 |   -1.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[16]/C 
Endpoint:   Downsample_bypass_reg_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.386
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.354
  Arrival Time                  0.625
  Slack Time                   -1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.729 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.731 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.899 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.922 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.984 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.986 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.054 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23               | INHDX12   | 0.003 |   0.328 |    2.057 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77               | INHDX12   | 0.056 |   0.383 |    2.113 | 
     | Downsample_bypass_reg_reg[16]/C |   ^   | clk__L5_N77               | SDFRQHDX1 | 0.002 |   0.386 |    2.115 | 
     | Downsample_bypass_reg_reg[16]/Q |   ^   | Downsample_bypass_reg[16] | SDFRQHDX1 | 0.239 |   0.625 |    2.354 | 
     | Downsample_bypass_reg_reg[16]/D |   ^   | Downsample_bypass_reg[16] | SDFRQHDX1 | 0.000 |   0.625 |    2.354 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.728 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.537 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.475 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.473 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.405 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23 | INHDX12   | 0.003 |   0.327 |   -1.402 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77 | INHDX12   | 0.056 |   0.383 |   -1.346 | 
     | Downsample_bypass_reg_reg[16]/C |   ^   | clk__L5_N77 | SDFRQHDX1 | 0.002 |   0.386 |   -1.344 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[10]/C 
Endpoint:   Downsample_bypass_reg_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.387
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.356
  Arrival Time                  0.626
  Slack Time                   -1.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.729 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.731 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.063 |    1.792 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.899 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.922 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.984 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.986 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.054 | 
     | clk__L5_I75/A                   |   v   | clk__L4_N23               | INHDX12   | 0.004 |   0.328 |    2.058 | 
     | clk__L5_I75/Q                   |   ^   | clk__L5_N75               | INHDX12   | 0.059 |   0.387 |    2.116 | 
     | Downsample_bypass_reg_reg[10]/C |   ^   | clk__L5_N75               | SDFRQHDX1 | 0.000 |   0.387 |    2.117 | 
     | Downsample_bypass_reg_reg[10]/Q |   ^   | Downsample_bypass_reg[10] | SDFRQHDX1 | 0.239 |   0.626 |    2.356 | 
     | Downsample_bypass_reg_reg[10]/D |   ^   | Downsample_bypass_reg[10] | SDFRQHDX1 | 0.000 |   0.626 |    2.356 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.729 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.727 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.537 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.475 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.473 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.405 | 
     | clk__L5_I75/A                   |   v   | clk__L4_N23 | INHDX12   | 0.004 |   0.328 |   -1.401 | 
     | clk__L5_I75/Q                   |   ^   | clk__L5_N75 | INHDX12   | 0.059 |   0.387 |   -1.342 | 
     | Downsample_bypass_reg_reg[10]/C |   ^   | clk__L5_N75 | SDFRQHDX1 | 0.000 |   0.387 |   -1.342 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[1]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[1]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.603
  Slack Time                   -1.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.729 | 
     | clk__L1_I0/A                               |   ^   | clk                                  | INHDX12   | 0.002 |   0.002 |    1.731 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0                           | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0                           | BUHDX6    | 0.009 |   0.066 |    1.795 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7                           | BUHDX6    | 0.117 |   0.183 |    1.912 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7                           | INHDX12   | 0.005 |   0.187 |    1.917 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9                           | INHDX12   | 0.058 |   0.245 |    1.975 | 
     | clk__L4_I27/A                              |   ^   | clk__L3_N9                           | INHDX12   | 0.008 |   0.253 |    1.983 | 
     | clk__L4_I27/Q                              |   v   | clk__L4_N27                          | INHDX12   | 0.056 |   0.309 |    2.039 | 
     | clk__L5_I88/A                              |   v   | clk__L4_N27                          | INHDX12   | 0.002 |   0.312 |    2.041 | 
     | clk__L5_I88/Q                              |   ^   | clk__L5_N88                          | INHDX12   | 0.050 |   0.362 |    2.091 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[1]/C |   ^   | clk__L5_N88                          | SDFRQHDX1 | 0.002 |   0.364 |    2.093 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[1]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[1] | SDFRQHDX1 | 0.239 |   0.603 |    2.332 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[1]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[1] | SDFRQHDX1 | 0.000 |   0.603 |    2.332 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.729 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.727 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0  | BUHDX6    | 0.009 |   0.066 |   -1.664 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7  | BUHDX6    | 0.117 |   0.183 |   -1.547 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7  | INHDX12   | 0.005 |   0.187 |   -1.542 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9  | INHDX12   | 0.058 |   0.245 |   -1.484 | 
     | clk__L4_I27/A                              |   ^   | clk__L3_N9  | INHDX12   | 0.008 |   0.253 |   -1.476 | 
     | clk__L4_I27/Q                              |   v   | clk__L4_N27 | INHDX12   | 0.056 |   0.309 |   -1.420 | 
     | clk__L5_I88/A                              |   v   | clk__L4_N27 | INHDX12   | 0.002 |   0.312 |   -1.417 | 
     | clk__L5_I88/Q                              |   ^   | clk__L5_N88 | INHDX12   | 0.050 |   0.362 |   -1.368 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[1]/C |   ^   | clk__L5_N88 | SDFRQHDX1 | 0.002 |   0.364 |   -1.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[20]/C 
Endpoint:   Downsample_bypass_reg_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[20]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.386
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.355
  Arrival Time                  0.625
  Slack Time                   -1.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.729 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.731 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.899 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.921 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.983 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.986 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.054 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23               | INHDX12   | 0.003 |   0.327 |    2.057 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77               | INHDX12   | 0.056 |   0.383 |    2.113 | 
     | Downsample_bypass_reg_reg[20]/C |   ^   | clk__L5_N77               | SDFRQHDX1 | 0.003 |   0.386 |    2.116 | 
     | Downsample_bypass_reg_reg[20]/Q |   ^   | Downsample_bypass_reg[20] | SDFRQHDX1 | 0.239 |   0.625 |    2.355 | 
     | Downsample_bypass_reg_reg[20]/D |   ^   | Downsample_bypass_reg[20] | SDFRQHDX1 | 0.000 |   0.625 |    2.355 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.729 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.727 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.537 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.475 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.472 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.405 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23 | INHDX12   | 0.003 |   0.327 |   -1.402 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77 | INHDX12   | 0.056 |   0.383 |   -1.346 | 
     | Downsample_bypass_reg_reg[20]/C |   ^   | clk__L5_N77 | SDFRQHDX1 | 0.003 |   0.386 |   -1.343 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[18]/C 
Endpoint:   Downsample_bypass_reg_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[18]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.386
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.354
  Arrival Time                  0.625
  Slack Time                   -1.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.729 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.731 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.062 |    1.792 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5                | BUHDX12   | 0.107 |   0.170 |    1.899 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5                | INHDX12   | 0.022 |   0.192 |    1.921 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7                | INHDX12   | 0.062 |   0.254 |    1.983 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7                | INHDX12   | 0.003 |   0.257 |    1.986 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23               | INHDX12   | 0.067 |   0.324 |    2.054 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23               | INHDX12   | 0.003 |   0.327 |    2.057 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77               | INHDX12   | 0.056 |   0.383 |    2.113 | 
     | Downsample_bypass_reg_reg[18]/C |   ^   | clk__L5_N77               | SDFRQHDX1 | 0.002 |   0.386 |    2.115 | 
     | Downsample_bypass_reg_reg[18]/Q |   ^   | Downsample_bypass_reg[18] | SDFRQHDX1 | 0.239 |   0.625 |    2.354 | 
     | Downsample_bypass_reg_reg[18]/D |   ^   | Downsample_bypass_reg[18] | SDFRQHDX1 | 0.000 |   0.625 |    2.354 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -1.729 | 
     | clk__L1_I0/A                    |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.727 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I5/A                    |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.667 | 
     | clk__L2_I5/Q                    |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.560 | 
     | clk__L3_I7/A                    |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.537 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.475 | 
     | clk__L4_I23/A                   |   ^   | clk__L3_N7  | INHDX12   | 0.003 |   0.257 |   -1.472 | 
     | clk__L4_I23/Q                   |   v   | clk__L4_N23 | INHDX12   | 0.067 |   0.324 |   -1.405 | 
     | clk__L5_I77/A                   |   v   | clk__L4_N23 | INHDX12   | 0.003 |   0.327 |   -1.402 | 
     | clk__L5_I77/Q                   |   ^   | clk__L5_N77 | INHDX12   | 0.056 |   0.383 |   -1.346 | 
     | Downsample_bypass_reg_reg[18]/C |   ^   | clk__L5_N77 | SDFRQHDX1 | 0.002 |   0.386 |   -1.344 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[0]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[0]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.364
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.332
  Arrival Time                  0.603
  Slack Time                   -1.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.729 | 
     | clk__L1_I0/A                               |   ^   | clk                                  | INHDX12   | 0.002 |   0.002 |    1.731 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0                           | INHDX12   | 0.055 |   0.057 |    1.786 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0                           | BUHDX6    | 0.009 |   0.066 |    1.795 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7                           | BUHDX6    | 0.117 |   0.183 |    1.912 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7                           | INHDX12   | 0.005 |   0.187 |    1.917 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9                           | INHDX12   | 0.058 |   0.245 |    1.975 | 
     | clk__L4_I27/A                              |   ^   | clk__L3_N9                           | INHDX12   | 0.008 |   0.253 |    1.983 | 
     | clk__L4_I27/Q                              |   v   | clk__L4_N27                          | INHDX12   | 0.056 |   0.310 |    2.039 | 
     | clk__L5_I88/A                              |   v   | clk__L4_N27                          | INHDX12   | 0.002 |   0.312 |    2.041 | 
     | clk__L5_I88/Q                              |   ^   | clk__L5_N88                          | INHDX12   | 0.050 |   0.362 |    2.091 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[0]/C |   ^   | clk__L5_N88                          | SDFRQHDX1 | 0.002 |   0.364 |    2.093 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[0]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[0] | SDFRQHDX1 | 0.239 |   0.603 |    2.332 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[0]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[0] | SDFRQHDX1 | 0.000 |   0.603 |    2.332 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk         |           |       |   0.000 |   -1.729 | 
     | clk__L1_I0/A                               |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -1.727 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.673 | 
     | clk__L2_I7/A                               |   v   | clk__L1_N0  | BUHDX6    | 0.009 |   0.066 |   -1.663 | 
     | clk__L2_I7/Q                               |   v   | clk__L2_N7  | BUHDX6    | 0.117 |   0.183 |   -1.547 | 
     | clk__L3_I9/A                               |   v   | clk__L2_N7  | INHDX12   | 0.005 |   0.187 |   -1.542 | 
     | clk__L3_I9/Q                               |   ^   | clk__L3_N9  | INHDX12   | 0.058 |   0.245 |   -1.484 | 
     | clk__L4_I27/A                              |   ^   | clk__L3_N9  | INHDX12   | 0.008 |   0.253 |   -1.476 | 
     | clk__L4_I27/Q                              |   v   | clk__L4_N27 | INHDX12   | 0.056 |   0.309 |   -1.420 | 
     | clk__L5_I88/A                              |   v   | clk__L4_N27 | INHDX12   | 0.002 |   0.312 |   -1.417 | 
     | clk__L5_I88/Q                              |   ^   | clk__L5_N88 | INHDX12   | 0.050 |   0.362 |   -1.367 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[0]/C |   ^   | clk__L5_N88 | SDFRQHDX1 | 0.002 |   0.364 |   -1.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 

