Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat May 20 15:59:48 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design1_wrapper_control_sets_placed.rpt
| Design       : design1_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |              21 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+------------------------------------------------+------------------+------------------+----------------+
|                Clock Signal                |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------------+------------------------------------------------+------------------+------------------+----------------+
|  design1_i/ClockDivider_0/U0/divided_clock |                                                |                  |                1 |              4 |
|  design1_i/ClockDivider_0/U0/divided_clock | design1_i/BinToBCD16_0/U0/index_c[4]_i_1_n_0   |                  |                3 |              5 |
|  design1_i/ClockDivider_0/U0/divided_clock | design1_i/BinToBCD16_0/U0/get_outputs          | btnC_IBUF        |                2 |              8 |
|  design1_i/ClockDivider_0/U0/divided_clock |                                                | btnC_IBUF        |                5 |             10 |
|  design1_i/ClockDivider_0/U0/divided_clock | design1_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0 |                  |                3 |             16 |
|  clk_IBUF                                  |                                                |                  |                6 |             19 |
+--------------------------------------------+------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


