SWV ITM Data Console - ITM Port: 0
[INFO] TEST START!

================== Starting QEC Test ======================
Current iteration: 0
==================================================================
Writing to SPI slaves...
Read from slave addr: 3, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDC, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDD, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDE, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE0, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE1, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE3, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE4, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE5, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE6, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE7, val: 0xB9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE8, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE9, val: 0x38, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEB, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEC, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xED, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEE, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEF, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF0, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF1, val: 0x70, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF2, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF3, val: 0x9A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF4, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF5, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF6, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF7, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF8, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF9, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFA, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFB, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFC, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFD, val: 0x5F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFE, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFF, val: 0x87, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x100, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x101, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x102, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x103, val: 0xD9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x104, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x105, val: 0xFE, reg addr width: 10, reg val width: 8
R from slave addr: 3, reg addr: 0x10B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10C, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10D, val: 0x9E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10E, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10F, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x110, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x111, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x112, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x113, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x114, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x115, val: 0x3C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x116, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x117, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x118, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x119, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11B, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11D, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11E, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11F, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x121, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x122, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x123, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x124, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x125, val: 0x7A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x126, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x127, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x128, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x129, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12A, val: 0xEF, reg addr width: 10, reg val w
g addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12C, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12D, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x130, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x131, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x132, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x133, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x134, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x135, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x137, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x138, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x139, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13A, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13B, val: 0x2D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13C, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13D, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13E, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13F, val: 0x7D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x140, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x141, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x142, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x143, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x144, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x145, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x146, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x147, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x148, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x149, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14A, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14D, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14F, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x150, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x151, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x152, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x153, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x154, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x155, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x156, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x157, val: 0x71, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x158, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x159, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15A, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15B, val: 0x59, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15D, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x160, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x161, val: 0x33, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x162, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x163, val: 0x27, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x164, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x165, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x166, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x167, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x168, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x169, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3,x16B, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x170, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x172, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x173, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x174, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x175, val: 0xB6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x176, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x177, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x178, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x179, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17B, val: 0x90, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17F, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x180, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x181, val: 0x6A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x183, val: 0x5E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x184, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x185, val: 0x52, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x186, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x187, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x188, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x189, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave add width: 8
Read from slave addr: 3, reg addr: 0x18C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18D, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18F, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x190, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x191, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x192, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x193, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x194, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x195, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x196, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x197, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x198, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x199, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19A, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19B, val: 0xC7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19D, val: 0xBB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19E, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19F, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A0, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A1, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A3, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDC, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDD, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDE, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDF, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE0, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE1, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE2, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE3, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE4, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE5, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE6, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE7, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE8, val: 0xC2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE9, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEA, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEB, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEC, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xED, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEE, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEF, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF0, val: 0xEF, reg addr width: reg val width: 8
Read from slave addr: 9, reg addr: 0xF2, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF3, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF4, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF5, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF6, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF8, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF9, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFA, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFB, val: 0x95, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFC, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFD, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFE, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFF, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x100, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x101, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x102, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x103, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x104, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x105, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x106, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x107, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x108, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x109, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10A, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10B, val: 0x29, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10C, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10D, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10F, val: 0x68, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x110, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x111, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x112, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x113, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x114, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x115, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x116, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x117, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x118, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x119, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11B, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11F, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x120, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x121, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x122, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x123, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x124, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x125, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x126, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x127, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x128, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x129, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12A, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12B, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12C, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12D, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12F, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x130, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x131, val: 0x0, reg addr width: 1dr: 9, reg addr: 0x132, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x133, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x134, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x135, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x136, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x137, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x138, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x139, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13B, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13D, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13E, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x140, val: 0x63, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x141, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x142, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x143, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x144, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x145, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x146, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x147, val: 0x5C, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x148, val: 0x53, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x149, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14A, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14B, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14C, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14D, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14F, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x150, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x152, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x153, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x154, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x155, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x156, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x157, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x158, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x159, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15A, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15C, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15D, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15E, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x160, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x161, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x162, val: 0x9B, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x163, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x164, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x165, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x166, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x167, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x168, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x169, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16A, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16B, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16D, val: 0xDE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16E, val: 0x64, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16F, val: 0x38, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x170, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x172, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x173, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x174, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x175, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x176, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x177, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x179, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17A, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17B, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17C, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17D, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17E, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17F, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x180, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x181, val: 0x93, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x182, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x183, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x184, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x185, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x186, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x187, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x188, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x189, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18A, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18B, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18C, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18E, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x190, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x191, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x192, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x193, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x194, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x195, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x196, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x197, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x198, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x199, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19B, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19C, val: 0xD1, ral: 0x86, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A1, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A2, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDC, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDD, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDE, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDF, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE0, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE1, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE3, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE4, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE5, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE6, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE7, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE8, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE9, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEA, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEB, val: 0xA8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEC, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xED, val: 0x8D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEE, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEF, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF0, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF1, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF2, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF3, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF4, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF5, val: 0xA8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF6, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF7, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF8, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF9, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFB, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFC, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFD, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFE, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFF, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x100, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x101, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x102, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x103, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x104, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x105, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x106, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x107, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x108, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x109, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10A, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10B, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10C, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10D, val: 0x2E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10F, val: 0x50, reg aVaddr: 0x113, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x114, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x115, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x116, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x117, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x118, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x119, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11B, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11D, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x121, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x122, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x123, val: 0x3E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x124, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x125, val: 0x47, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x126, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x127, val: 0x5A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x128, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x129, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12A, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12B, val: 0x9C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12C, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12D, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12F, val: 0xAE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x130, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x131, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x132, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave : 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x134, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x135, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x137, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x138, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x139, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13C, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13D, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13F, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x140, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x142, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x143, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x144, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x145, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x146, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x148, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x149, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14A, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14B, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14D, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14F, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x150, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x151, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x152, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x153,reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x155, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x156, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x157, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x158, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x159, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15A, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15B, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15C, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15D, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15E, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15F, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x160, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x161, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x162, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x163, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x164, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x165, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x166, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x167, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x168, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x169, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16A, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16B, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16C, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16E, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16F, val: 0x87, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x170, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x171, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x173, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x174dr: 5, reg addr: 0x175, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x176, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x177, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x178, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x179, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17A, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17C, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17D, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17E, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17F, val: 0xB4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x180, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x181, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x182, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x183, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x184, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x185, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x186, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x187, val: 0x2E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x188, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x189, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18B, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18D, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18E, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18F, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x190, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x191, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x192, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x193, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x194, val: 0xF6, reg addr width: 10, reg val width: 8
Readr: 5, reg addr: 0x195, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x196, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x197, val: 0x55, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x198, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x199, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19A, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19B, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19C, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19F, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A0, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A1, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A2, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A3, val: 0x73, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDC, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDD, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDE, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDF, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE0, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE1, val: 0xAD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE6, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE7, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE8, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE9, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEA, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEB, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEC, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xED, val: 0x26, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEE, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF1, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF3, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF4, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF5, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF6, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF7, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF8, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF9, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFA, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFB, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFC, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFD, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFE, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFF, val: 0x74, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x100, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x101, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x102, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x103, val: 0xAB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x104, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x105, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x106, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x107, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x108, val: 0x1E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x109, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10A, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10B, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10C, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10F, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x110, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x111, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x112, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x113, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x114, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x115, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x116, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x117, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x118, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x119, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11B, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11F, val: 0xB1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x120, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x121, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x122, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr:ve addr: 11, reg addr: 0x127, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x128, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x129, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12B, val: 0x64, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12C, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12D, val: 0x95, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12F, val: 0xCA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x130, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x131, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x132, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x133, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x134, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x135, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x136, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x137, val: 0xA7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x138, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x139, val: 0x1E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13A, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13B, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13C, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13D, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13E, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13F, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x140, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x142, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x143, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x144, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x145, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x146, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x148, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x149, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14B, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14C, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14D, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14E, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x150, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x152, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x153, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x154, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x155, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x156, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x157, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x158, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x159, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15A, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15B, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15C, val: 0x62, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15D, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15F, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x160, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x161, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x162, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x163, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x164, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x165, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x166, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x167, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x168, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x169, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16A, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16B, val: 0xBD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16D, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16E, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16F, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x170, val: 0x1A, reg addr width: 10, reg va@th: 8
Read from slave addr: 11, reg addr: 0x177, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x179, val: 0x8F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17A, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17B, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17C, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17D, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17E, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17F, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x180, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x181, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x183, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x184, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x185, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x186, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x187, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x188, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x189, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18B, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18E, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18F, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x190, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x191, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x192, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x193, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x194, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x195, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x196, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x197, val: 0x78, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x198, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x199, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19A, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19B, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19D, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19E, val: 0xE3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19F, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A1, val: 0x75, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A2, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A3, val: 0x4B, reg addr width: 10, reg val width: 8
==================================================================
Current iteration: 1
==================================================================
Writing to SPI slaves...
Read from slave addr: 3, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDC, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDD, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDE, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE0, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave ad0, reg val width: 8
Read from slave addr: 3, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE3, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE4, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE5, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE6, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE7, val: 0xB9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE8, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE9, val: 0x38, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEB, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEC, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xED, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEE, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEF, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF0, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF1, val: 0x70, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF2, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF3, val: 0x9A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF4, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF5, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF6, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF7, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF8, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF9, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFA, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFB, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFC, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFD, val: 0x5F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFE, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFF, val: 0x87, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x100, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x101, val: 0xAF, reg addr width: 10, reg val widtl: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x103, val: 0xD9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x104, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x105, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x106, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x107, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x108, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x109, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10A, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10C, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10D, val: 0x9E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10E, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10F, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x110, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x111, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x112, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x113, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x114, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x115, val: 0x3C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x116, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x117, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x118, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x119, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11B, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11D, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11E, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11F, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x121, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, rYdr: 3, reg addr: 0x123, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x124, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x125, val: 0x7A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x126, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x127, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x128, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x129, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12A, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12B, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12C, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12D, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x130, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x131, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x132, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x133, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x134, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x135, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x137, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x138, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x139, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13A, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13B, val: 0x2D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13C, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13D, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13E, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13F, val: 0x7D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x140, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x141, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x142, val: 0xFF, reg addr width: 10, reg val width: 8
Re 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x145, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x146, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x147, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x148, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x149, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14A, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14B, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14D, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14F, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x150, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x151, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x152, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x153, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x154, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x155, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x156, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x157, val: 0x71, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x158, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x159, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15A, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15B, val: 0x59, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15D, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x160, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x161, val: 0x33, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x162, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x163, val: 0x27, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg reg addr: 0x165, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x166, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x167, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x168, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x169, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16B, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x170, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x172, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x173, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x174, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x175, val: 0xB6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x176, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x177, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x178, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x179, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17B, val: 0x90, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17F, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x180, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x181, val: 0x6A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x183, val: 0x5E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x184, val: 0xE6, reg addr width: 10, reg val width: 8
Read fh: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x186, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x187, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x188, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x189, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18B, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18D, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18F, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x190, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x191, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x192, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x193, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x194, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x195, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x196, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x197, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x198, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x199, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19A, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19B, val: 0xC7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19D, val: 0xBB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19E, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19F, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A0, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A1, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A3, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC9, val: 0x0, rem slave addr: 9, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDC, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDD, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDE, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDF, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE0, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE1, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE2, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE3, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE4, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE5, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE6, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE7, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE8, val: 0xC2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE9, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEA, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEB,0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xED, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEE, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEF, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF0, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF1, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF2, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF3, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF4, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF5, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF6, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF8, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF9, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFA, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFB, val: 0x95, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFC, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFD, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFE, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFF, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x100, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x101, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x102, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x103, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x104, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x105, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x106, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x107, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x108, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x109, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10A, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10B, val: 0x29, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10C, val: 0x44, reg al: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10F, val: 0x68, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x110, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x111, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x112, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x113, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x114, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x115, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x116, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x117, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x118, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x119, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11B, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11F, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x120, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x121, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x122, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x123, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x124, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x125, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x126, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x127, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x128, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x129, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12A, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12B, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12C, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12F, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x130, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x131, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x132, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x133, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x134, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x135, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x136, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x137, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x138, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x139, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13B, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13D, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13E, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x140, val: 0x63, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x141, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x142, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x143, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x144, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x145, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x146, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x147, val: 0x5C, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x148, val: 0x53, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x149, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14A, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14B, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14C, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14D, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14F, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x150, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x152, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x153, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x154, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x155, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x156, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x157, val: 0xA1, reg addr width: 10, reg val width: 8
Read from  slave addr: 9, reg addr: 0x15E, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x160, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x161, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x162, val: 0x9B, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x163, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x164, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x165, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x166, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x167, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x168, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x169, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16A, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16B, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16D, val: 0xDE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16E, val: 0x64, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16F, val: 0x38, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x170, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x172, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x173, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x174, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x175, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x176, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x177, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x179, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17A, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17B, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17C, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17D, val: 0x11, reg addr width: 10, reg val width: 8
R slave addr: 9, reg addr: 0x17F, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x180, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x181, val: 0x93, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x182, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x183, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x184, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x185, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x186, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x187, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x188, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x189, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18A, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18B, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18C, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18E, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x190, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x191, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x192, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x193, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x194, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x195, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x196, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x197, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x198, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x199, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19B, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19C, val: 0xD1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19D, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19E, val: 0x88, reg addr width: 10, reg val width: 8
Re, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A0, val: 0x86, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A1, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A2, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDC, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDD, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDE, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDF, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE0, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE1, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE3, val: 0x2, reg addr width: 10, rer: 5, reg addr: 0xE4, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE5, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE6, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE7, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE8, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE9, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEA, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEB, val: 0xA8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEC, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xED, val: 0x8D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEE, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEF, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF0, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF1, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF2, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF3, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF4, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF5, val: 0xA8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF6, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF7, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF8, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF9, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFB, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFC, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFD, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFE, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFF, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x100, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x101, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x102, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x103, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x105, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x106, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x107, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x108, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x109, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10A, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10B, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10C, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10D, val: 0x2E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10F, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x110, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x111, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x112, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x113, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x114, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x115, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x116, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x117, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x118, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x119, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11B, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11D, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x121, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x122, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x123, val: 0x3E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x124, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x125, val: 0x47, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x126, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x127, val: 0x5A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x128, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x129, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12A, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12B, val: 0x9C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12C, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12D, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12F, val: 0xAE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x130, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x131, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x132, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x133, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x134, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x135, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x137, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x138, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x139, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13C, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13D, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13F, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x140, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x142, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x143, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x144, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x145, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x146, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x148, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x149, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14A, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14B, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14D, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14F, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x150, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x151, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x152, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x153, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x154, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x155, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x156, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x157, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x158, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x159, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15A, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15B, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15C, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15D, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15E, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15F, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x160, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x161, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x162, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x163, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x164, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x165, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x166, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x167, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x168, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x169, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16A, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16B, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16C, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16E, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16F, val: 0x87, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x170, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x171, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x173, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x174, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x175, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x176, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x177, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x178, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x179, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17A, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17C, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17D, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17E, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17F, val: 0xB4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x180, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x181, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x182, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x183, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave V 5, reg addr: 0x184, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x185, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x186, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x187, val: 0x2E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x188, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x189, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18B, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18D, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18E, val: 0xE4, reg addr width: 10, reg valr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x197, val: 0x55, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x198, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x199, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19A, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19B, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19C, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19F, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A0, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A1, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A2, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A3, val: 0x73, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDC, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDD, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDE, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDF, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE0, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE1, val: 0xAD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, redr: 0xEB, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEC, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xED, val: 0x26, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEE, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF1, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF3, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF4, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF5, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF6, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF7, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF8, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF9, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFA, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFB, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFC, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFD, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFE, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFF, val: 0x74, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x100, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x101, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x102, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x103, val: 0xAB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x104, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x105, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x106, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x107, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x108, val: 0x1E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x109, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10A, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10B, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10C, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10F, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x110, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x111, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x112, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x113, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x114, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x115, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x116, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x117, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x118, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x119, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11B, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11F, val: 0xB1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x120, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x121, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x122, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x123, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x124, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x125, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x126, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x127, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x128, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x129, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12B, val: 0x64, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12C, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12D, val: 0x95, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12F, val: 0xCA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x130, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x131, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x132, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x133, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x134, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave  reg addr: 0x13C, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13D, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13E, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13F, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x140, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x142, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x143, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x144, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x145, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x146, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x148, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x149, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14B, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14C, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14D, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14E, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x150, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x152, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x153, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x154, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x155, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x156, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x157, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x158, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x159, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15A, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15B, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15C, val: 0x62, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15D, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15F, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x160, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x161, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x162, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x163, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x164, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x165, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x166, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x167, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x168, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x169, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16A, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16B, val: 0xBD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16D, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16E, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16F, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x170, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x171, val: 0x5B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x173, val: 0xD1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x174, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x175, val: 0xD2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x176, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x177, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x179, val: 0x8F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17A, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17B, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17C, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17D, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17E, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17F, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x180, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x181, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x183, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x184, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x185, val: 0x30, reg addr width: 10, reg val width: 8
ead from slave addr: 11, reg addr: 0x18D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18E, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18F, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x190, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x191, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x192, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x193, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x194, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x195, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x196, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x197, val: 0x78, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x198, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x199, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19A, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19B, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19D, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19E, val: 0xE3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19F, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A1, val: 0x75, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A2, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A3, val: 0x4B, reg addr width: 10, reg val width: 8
==================================================================
Current iteration: 2
==================================================================
Writing to SPI slaves...
Read from slave addr: 3, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD7, val: 0x0
Read from slave addr: 3, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDC, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDD, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDE, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE0, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE1, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE3, val: 0x23, reg addr widthdth: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEB, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEC, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xED, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEE, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEF, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF0, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF1, val: 0x70, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF2, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF3, val: 0x9A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF4, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF5, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF6, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF7, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF8, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF9, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFA, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFB, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFC, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFD, val: 0x5F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFE, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFF, val: 0x87, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x100, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x101, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x102, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x103, val: 0xD9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x104, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x105, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x106, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x107, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x108, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x109, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10A, val: 0xED, reg addr width: ave addr: 3, reg addr: 0x10C, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10D, val: 0x9E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10E, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10F, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x110, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x111, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x112, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x113, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x114, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x115, val: 0x3C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x116, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x117, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x118, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x119, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11B, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11D, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11E, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11F, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x121, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x122, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x123, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x124, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x125, val: 0x7A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x126, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x127, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x128, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x129, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12A, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12B, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12C, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12D, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x130, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x131, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x132, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x133, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x134, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x135, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x137, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x138, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x139, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13A, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13B, val: 0x2D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13C, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13D, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13E, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13F, val: 0x7D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x140, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x141, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x142, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x143, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x144, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x145, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x146, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x147, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x148, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x149, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14A, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14B, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14D, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14F, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x150, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x151, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x152, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x153, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x154, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x155, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: l width: 8
Read from slave addr: 3, reg addr: 0x15C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15D, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x160, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x161, val: 0x33, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x162, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x163, val: 0x27, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x164, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x165, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x166, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x167, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x168, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x169, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16B, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x170, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x172, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x173, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x174, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x175, val: 0xB6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x176, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x177, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x178, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x179, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17B, val: 0x90, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17F, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x180, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x181, val: 0x6A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x183, val: 0x5E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x184, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x185, val: 0x52, reg addr width: 10, reg val width: 8
Read from slave addr: 3, r val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18D, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18F, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x190, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x191, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x192, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x193, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x194, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x195, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x196, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x197, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x198, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x199, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19A, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19B, val: 0xC7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19D, val: 0xBB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19E, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19F, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A0, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A1, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A3, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xal width: 8
Read from slave addr: 9, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDC, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDD, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDE, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDF, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE0, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE1, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE2, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE3, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE4, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE5, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE6, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE7, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE8, val: 0xC2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE9, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEA, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEB, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEC, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xED, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEE, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEF, val: 0x43, reg addr width: 10, reg val width: 8
Read fromad from slave addr: 9, reg addr: 0xF1, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF2, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF3, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF4, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF5, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF6, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF8, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF9, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFA, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFB, val: 0x95, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFC, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFD, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFE, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFF, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x100, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x101, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x102, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x103, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x104, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x105, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x106, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x107, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x108, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x109, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10A, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10B, val: 0x29, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10C, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10D, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10F, val: 0x68, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x110, val: 0xF7, reg addr width: 10, reg val width: 8
ReadRead from slave addr: 9, reg addr: 0x113, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x114, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x115, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x116, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x117, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x118, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x119, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11B, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11F, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x120, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x121, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x122, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x123, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x124, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x125, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x126, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x127, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x128, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x129, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12A, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12B, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12C, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12D, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12F, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x130, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x131, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x132, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x133, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x134, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x135, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x136, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x137, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x138, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x139, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13B, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13D, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13E, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x140, val: 0x63, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x141, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x142, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x143, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x144, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x145, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x146, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x147, val: 0x5C, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x148, val: 0x53, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x149, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14A, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14B, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14C, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14D, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14F, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x150, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x152, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x153, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x154, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x155, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x156, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x157, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x158, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x159, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15A, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15C, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15D: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x164, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x165, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x166, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x167, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x168, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x169, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16A, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16B, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16D, val: 0xDE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16E, val: 0x64, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16F, val: 0x38, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x170, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x172, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x173, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x174, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x175, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x176, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x177, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x179, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17A, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17B, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17C, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17D, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17E, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17F, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x180, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x181, val: 0x93, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x182, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x183, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x184, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x185, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x186, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x187, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x188, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x189, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18A, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18B, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18C, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18E, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x190, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x191, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x192, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x193, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x194, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x195, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x196, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x197, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x198, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x199, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19B, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19C, val: 0xD1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19D, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19E, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A0, val: 0x86, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A1, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A2, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDC, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDD, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDE, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDF, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE0, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE1, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE3, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE4, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE5, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE6, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE7, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE8, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE9, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEA, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEB, val: 0xA8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEC, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xED, val: 0x8D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEE, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEF, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF0, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF1, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0@ead from slave addr: 5, reg addr: 0xF7, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF8, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF9, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFB, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFC, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFD, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFE, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFF, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x100, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x101, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x102, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x103, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x104, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x105, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x106, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x107, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x108, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x109, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10A, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10B, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10C, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10D, val: 0x2E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10F, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x110, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x111, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x112, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x113, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x114, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x115, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x116, val: 0x5, reg addr width: 10, reg val width: 8, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x118, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x119, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11B, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11D, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x121, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x122, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x123, val: 0x3E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x124, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x125, val: 0x47, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x126, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x127, val: 0x5A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x128, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x129, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12A, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12B, val: 0x9C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12C, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12D, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12F, val: 0xAE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x130, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x131, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x132, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x133, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x134, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x135, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5r: 5, reg addr: 0x138, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x139, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13C, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13D, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13F, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x140, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x142, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x143, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x144, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x145, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x146, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x148, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x149, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14A, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14B, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14D, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14F, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x150, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x151, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x152, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x153, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x154, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x155, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x156, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x157, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x158, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x159, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15A, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15B, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15C, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15D, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15E, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15F, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x160, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x161, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x162, val: 0x19, reg addr width: 10, reg  width: 8
Read from slave addr: 5, reg addr: 0x167, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x168, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x169, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16A, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16B, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16C, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16E, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16F, val: 0x87, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x170, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x171, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x173, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x174, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x175, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x176, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x177, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x178, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x179, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17A, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17C, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17D, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17E, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17F, val: 0xB4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x180, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x181, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x182, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x183, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x184, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x185, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x186, val: 0x0, reg addr width:g val width: 8
Read from slave addr: 5, reg addr: 0x188, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x189, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18B, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18D, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18E, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18F, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x190, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x191, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x192, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x193, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x194, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x195, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x196, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x197, val: 0x55, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x198, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x199, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19A, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19B, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19C, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19F, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A0, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A1, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A2, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A3, val: 0x73, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCB, val: 0x0, reg addr dth: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDC, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDD, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDE, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDF, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE0, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE1, val: 0xAD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE6, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE7, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE8, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE9, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEA, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEB, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEC, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xED, val: 0x26, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEE, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF1, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF3, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF4, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF5, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF6, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF7, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF8, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF9, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFA, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFB, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFC, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFD, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFE, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFF, val: 0x74, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x100, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x101, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x102, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x103, val: 0xAB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x104, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x105, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x106, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x107, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x108, val: 0x1E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x109, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10A, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10B, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10C, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10F, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x110, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x111, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x112, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x113, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x114, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x115, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x116, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x117, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x118, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x119, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11B, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11F, val: 0xB1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x120, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x121, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x122, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x123, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x124, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x125, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x126, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x127, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x128, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x129, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12B, val: 0x64, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12C, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12D, val: 0x95, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12F, val: 0xCA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x130, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x131, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x132, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x133, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x134, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x135, val: 0xaddr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13B, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13C, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13D, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13E, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13F, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x140, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x142, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x143, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x144, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x145, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x146, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x148, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x149, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14B, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14C, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14D, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14E, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x150, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x152, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x153, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x154, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x155, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x156, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x157, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x158, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x159, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 1e addr: 11, reg addr: 0x15B, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15C, val: 0x62, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15D, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15F, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x160, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x161, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x162, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x163, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x164, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x165, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x166, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x167, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x168, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x169, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16A, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16B, val: 0xBD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16D, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16E, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16F, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x170, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x171, val: 0x5B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x173, val: 0xD1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x174, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x175, val: 0xD2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x176, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x177, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x179, val: 0x8F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17A, val: 0xE, reg addr width:, reg val width: 8
Read from slave addr: 11, reg addr: 0x17B, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17C, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17D, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17E, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17F, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x180, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x181, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x183, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x184, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x185, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x186, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x187, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x188, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x189, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18B, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18E, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18F, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x190, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x191, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x192, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x193, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x194, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x195, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x196, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x197, val: 0x78, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x198, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x199, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11r width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19B, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19D, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19E, val: 0xE3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19F, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A1, val: 0x75, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A2, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A3, val: 0x4B, reg addr width: 10, reg val width: 8
==================================================================
Current iteration: 3
==================================================================
Writing to SPI slaves...
Read from slave addr: 3, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDC, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDD, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDE, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE0, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE1, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE3, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE4, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE5, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE6, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE7, val: 0xB9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE8, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE9, val: 0x38, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEB, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEC, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xED, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEE, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEF, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 3
 reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF6, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF7, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF8, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF9, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFA, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFB, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFC, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFD, val: 0x5F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFE, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFF, val: 0x87, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x100, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x101, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x102, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x103, val: 0xD9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x104, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x105, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x106, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x107, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x108, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x109, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10A, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10C, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10D, val: 0x9E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10E, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10F, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x110, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x111, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x112, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x113, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x114, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x115, th: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x117, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x118, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x119, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11B, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11D, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11E, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11F, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x121, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x122, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x123, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x124, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x125, val: 0x7A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x126, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x127, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x128, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x129, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12A, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12B, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12C, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12D, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x130, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x131, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x132, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x133, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x134, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x135, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x136, val: 0xX from slave addr: 3, reg addr: 0x138, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x139, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13A, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13B, val: 0x2D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13C, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13D, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13E, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13F, val: 0x7D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x140, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x141, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x142, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x143, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x144, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x145, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x146, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x147, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x148, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x149, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14A, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14B, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14D, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14F, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x150, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x151, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x152, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x153, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x154, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x155, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x156, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x157, val: 0x71, reg addr width: 10, reg val wad from slave addr: 3, reg addr: 0x158, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x159, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15A, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15B, val: 0x59, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15D, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x160, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x161, val: 0x33, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x162, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x163, val: 0x27, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x164, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x165, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x166, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x167, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x168, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x169, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16B, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x170, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x172, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x173, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x174, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x175, val: 0xB6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x176, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x177, val: 0xA9, reg addr width: 10, reg valreg val width: 8
Read from slave addr: 3, reg addr: 0x179, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17B, val: 0x90, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17F, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x180, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x181, val: 0x6A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x183, val: 0x5E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x184, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x185, val: 0x52, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x186, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x187, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x188, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x189, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18B, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18D, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18F, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x190, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x191, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x192, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x193, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x194, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x195, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x196, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x197, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x198, val: 0xE5, reg8
Read from slave addr: 3, reg addr: 0x19A, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19B, val: 0xC7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19D, val: 0xBB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19E, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19F, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A0, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A1, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x1A3, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDC, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDD, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave 
th: 8
Read from slave addr: 9, reg addr: 0xDF, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE0, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE1, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE2, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE3, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE4, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE5, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE6, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE7, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE8, val: 0xC2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE9, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEA, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEB, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEC, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xED, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEE, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEF, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF0, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF1, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF2, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF3, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF4, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF5, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF6, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF8, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF9, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFA, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFB, val: 0x95, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFC, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFD, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFE, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFF, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x100, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x101, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x102, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x103, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x104, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x105, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x106, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x107, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x108, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x109, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10A, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10B, val: 0x29, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10C, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10D, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10F, val: 0x68, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x110, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x111, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x112, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x113, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x114, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x115, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x116, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x117, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x118, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x119, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11B, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11F, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x120, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x121, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x122, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x123, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x124, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x125, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x126, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x127, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x128, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x129, val: 0xA, reg aVh: 8
Read from slave addr: 9, reg addr: 0x130, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x131, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x132, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x133, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x134, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x135, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x136, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x137, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x138, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x139, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13B, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13D, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13E, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x140, val: 0x63, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x141, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x142, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x143, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x144, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x145, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x146, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x147, val: 0x5C, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x148, val: 0x53, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x149, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14A, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14B, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14C, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14D, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14F, val: 0x10, reg addr width: 10, reg vRead from slave addr: 9, reg addr: 0x150, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x152, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x153, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x154, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x155, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x156, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x157, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x158, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x159, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15A, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15C, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15D, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15E, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x160, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x161, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x162, val: 0x9B, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x163, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x164, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x165, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x166, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x167, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x168, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x169, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16A, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16B, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16D, val: 0xDE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16E, val: 0x64, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16F, val: 0x38, reg addr width: 10, reg vad from slave addr: 9, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x172, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x173, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x174, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x175, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x176, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x177, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x179, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17A, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17B, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17C, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17D, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17E, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17F, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x180, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x181, val: 0x93, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x182, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x183, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x184, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x185, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x186, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x187, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x188, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x189, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18A, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18B, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18C, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18E, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x190, val: 0x0, reg addr width: 10, reg val wiad from slave addr: 9, reg addr: 0x192, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x193, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x194, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x195, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x196, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x197, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x198, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x199, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19B, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19C, val: 0xD1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19D, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19E, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A0, val: 0x86, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A1, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A2, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slavedr: 5, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDC, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDD, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDE, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDF, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE0, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE1, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE3, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE4, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE5, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE6, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE7, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE8, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE9, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEA, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEB, val: 0xA8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEC, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xED, val: 0x8D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEE, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEF, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF0, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF1, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF2, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF3, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF4, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF5, val: 0xA8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF6, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF7, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF8, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF9, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFB, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFC, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFD, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFE, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFF, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x100, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave om slave addr: 5, reg addr: 0x107, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x108, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x109, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10A, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10B, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10C, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10D, val: 0x2E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10F, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x110, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x111, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x112, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x113, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x114, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x115, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x116, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x117, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x118, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x119, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11B, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11D, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x121, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x122, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x123, val: 0x3E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x124, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x125, val: 0x47, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x126, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x127, val: 0x5A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x128, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x129, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12A, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12B, val: 0x9C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12C, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12D, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12F, val: 0xAE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x130, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x131, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x132, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x133, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x134, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x135, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x137, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x138, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x139, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13C, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13D, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13F, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x140, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x142, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x143, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x144, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x145, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x146, val: 0x21, reg addr width: 10, reg val width: 0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x148, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x149, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14A, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14B, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14D, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14F, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x150, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x151, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x152, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x153, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x154, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x155, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x156, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x157, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x158, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x159, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15A, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15B, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15C, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15D, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15E, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15F, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x160, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x161, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x162, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x163, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x164, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x165, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x166, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x169, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16A, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16B, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16C, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16E, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16F, val: 0x87, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x170, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x171, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x173, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x174, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x175, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x176, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x177, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x178, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x179, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17A, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17C, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17D, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17E, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17F, val: 0xB4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x180, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x181, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x182, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x183, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x184, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x185, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x186, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x187, val: 0x2E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg a reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x189, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18B, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18D, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18E, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18F, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x190, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x191, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x192, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x193, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x194, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x195, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x196, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x197, val: 0x55, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x198, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x199, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19A, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19B, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19C, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19F, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A0, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A1, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A2, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A3, val: 0x73, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slav: 0xDD, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDE, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDF, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE0, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE1, val: 0xAD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE6, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE7, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE8, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE9, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEA, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEB, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEC, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xED, val: 0x26, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEE, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF1, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF3, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF4, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF5, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF6, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF7, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF8, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF9, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFA, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFB, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFC, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr@g addr: 0xFE, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFF, val: 0x74, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x100, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x101, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x102, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x103, val: 0xAB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x104, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x105, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x106, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x107, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x108, val: 0x1E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x109, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10A, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10B, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10C, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10F, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x110, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x111, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x112, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x113, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x114, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x115, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x116, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x117, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x118, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x119, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11B, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11F, val: 0xB1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x120, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x121, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x122, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x123, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x124, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x125, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x126, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x127, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr@ addr: 11, reg addr: 0x12E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12F, val: 0xCA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x130, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x131, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x132, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x133, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x134, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x135, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x136, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x137, val: 0xA7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x138, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x139, val: 0x1E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13A, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13B, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13C, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13D, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13E, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13F, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x140, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x142, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x143, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x144, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x145, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x146, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x148, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x149, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14B, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14C, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14D, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14E, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x150, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x152, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x153, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x154, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x155, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x156, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x157, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x158, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x159, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15A, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15B, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15C, val: 0x62, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15D, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15F, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x160, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x161, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x162, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x163, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x164, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x165, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x166, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x167, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x168, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x169, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16A, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16B, val: 0xBD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16D, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16E, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16F, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x170, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x171, val: 0x5B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x173, val: 0xD1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x174, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x175, val: 0xD2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x176, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x177, val: 0x79, reg addr width: 10, reg th: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17D, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17E, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17F, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x180, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x181, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x183, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x184, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x185, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x186, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x187, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x188, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x189, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18B, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18E, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18F, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x190, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x191, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x192, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x193, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x194, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x195, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x196, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x197, val: 0x78, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x198, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x199, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19A, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19B, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19D, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19E, val: 0xE3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19F, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A1, val: 0x75, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A2, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A3, val: 0x4B, reg addr width: 10, reg val width: 8
==================================================================
Current iteration: 4
==================================================================
Writing to SPI slaves...
Read from slave addr: 3, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0 reg addr: 0xDF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE0, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE1, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE3, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE4, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE5, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE6, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE7, val: 0xB9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE8, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xE9, val: 0x38, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEB, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEC, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xED, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEE, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xEF, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF0, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF1, val: 0x70, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF2, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF3, val: 0x9A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF4, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF5, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF6, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF7, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF8, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xF9, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFA, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFB, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFC, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFD, val: 0x5F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFE, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0xFF, val width: 8
Read from slave addr: 3, reg addr: 0x100, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x101, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x102, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x103, val: 0xD9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x104, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x105, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x106, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x107, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x108, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x109, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10A, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10C, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10D, val: 0x9E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10E, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x10F, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x110, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x111, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x112, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x113, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x114, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x115, val: 0x3C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x116, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x117, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x118, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x119, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11B, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11C, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11D, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11E, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x11F, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x121, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x122, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x123, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x124, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x125, val: 0x7A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x126, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x127, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x128, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x129, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12A, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12B, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12C, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12D, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x12F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x130, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x131, val: 0x69, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x132, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x133, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x134, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x135, val: 0xB7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x137, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x138, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x139, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13A, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13B, val: 0x2D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13C, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13D, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13E, val: 0xF1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x13F, va# from slave addr: 3, reg addr: 0x141, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x142, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x143, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x144, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x145, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x146, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x147, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x148, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x149, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14A, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14B, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14D, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x14F, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x150, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x151, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x152, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x153, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x154, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x155, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x156, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x157, val: 0x71, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x158, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x159, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15A, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15B, val: 0x59, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15C, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15D, val: 0x4C, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x15F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x160, val: 0xE7, reg addr width: 10, reg val width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x162, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x163, val: 0x27, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x164, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x165, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x166, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x167, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x168, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x169, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x16B, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, rave addr: 3, reg addr: 0x173, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x174, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x175, val: 0xB6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x176, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x177, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x178, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x179, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17B, val: 0x90, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x17F, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x180, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x181, val: 0x6A, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x183, val: 0x5E, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x184, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x185, val: 0x52, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x186, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x187, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x188, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x189, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18B, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18C, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18D, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18E, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x18F, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x190, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x191, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x192, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x193, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x194, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x195, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x196, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x197, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x198, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x199, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19A, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19B, val: 0xC7, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 3, reg addr: 0x19D, val: 0xBB, regLreg val width: 8
Read from slave addr: 3, reg addr: 0x1A3, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDC, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDD, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDE, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xDF, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE0, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE1, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE2, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE3, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE4, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE5, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE6, val: 0xFF, reg addr width: 10, reg val width: 8
Read fro10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE8, val: 0xC2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xE9, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEA, val: 0x23, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEB, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEC, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xED, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEE, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xEF, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF0, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF1, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF2, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF3, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF4, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF5, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF6, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF8, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xF9, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFA, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFB, val: 0x95, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFC, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFD, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFE, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0xFF, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x100, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x101, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x102, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x103, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x104, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x105, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x106, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x107, val: 0xE, reg addr width: 10, reg val Vddr: 0x108, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x109, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10A, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10B, val: 0x29, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10C, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10D, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x10F, val: 0x68, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x110, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x111, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x112, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x113, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x114, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x115, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x116, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x117, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x118, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x119, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11B, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x11F, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x120, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x121, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x122, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x123, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x124, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x125, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x126, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x127, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x128, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x129, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12A, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12B, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12C, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12D, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12E, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x12F, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x130, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x131, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x132, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x133, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x134, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x135, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x136, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x137, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x138, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x139, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13B, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13D, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13E, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x13F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x140, val: 0x63, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x141, val: 0x98, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x142, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x143, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x144, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x145, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x146, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x147, val: 0x5C, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x148, val: 0x53, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x149, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14A, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14B, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14C, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14D, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x14F, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x150, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x152, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x153, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x154, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x155, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x156, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x157, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x158, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x159, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15A, val: 0x60, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15C, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15D, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15E, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x15F, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x160, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x161, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x162, val: 0x9B, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x163, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x164, val: 0x7F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x165, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x166, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x167, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x168, val: 0x3F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x169, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16A, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16B, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16C, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16D, val: 0xDE, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16E, val: 0x64, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x16F, val: 0x38, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x170, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x171, val: 0xCF, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x172, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x173, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x174, val: 0xA9, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x175, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x176, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x177, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x179, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17A, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17B, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17C, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17D, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17E, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x17F, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x180, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x181, val: 0x93, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x182, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x183, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x184, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x185, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x186, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x187, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x188, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x189, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18A, val: 0xD4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18B, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18C, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18E, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x18F, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x190, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x191, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x192, val: 0x82,ad from slave addr: 9, reg addr: 0x198, val: 0x18, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x199, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19B, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19C, val: 0xD1, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19D, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19E, val: 0x88, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x19F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A0, val: 0x86, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A1, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A2, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 9, reg addr: 0x1A3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDC, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDD, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDE, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xDF, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE0, val: 0x7, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE1, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE2, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE3, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE4, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE5, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xE6, val: 0xC, reg addr width: 10, reg val width: 8
Re 0xED, val: 0x8D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEE, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xEF, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF0, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF1, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF2, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF3, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF4, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF5, val: 0xA8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF6, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF7, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF8, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xF9, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFA, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFB, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFC, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFD, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFE, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0xFF, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x100, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x101, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x102, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x103, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x104, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x105, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x106, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x107, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x108, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x109, val: 0x14, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10A, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10B, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10C, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10Dwidth: 8
Read from slave addr: 5, reg addr: 0x10E, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x10F, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x110, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x111, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x112, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x113, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x114, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x115, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x116, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x117, val: 0xDA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x118, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x119, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11B, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11D, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11E, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x11F, val: 0xDB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x120, val: 0xEF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x121, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x122, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x123, val: 0x3E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x124, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x125, val: 0x47, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x126, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x127, val: 0x5A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x128, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x129, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12A, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12B, val: 0x9C, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12C, val: 0xFB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12D, val: 0xB5, reg addr widg val width: 8
Read from slave addr: 5, reg addr: 0x12E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x12F, val: 0xAE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x130, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x131, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x132, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x133, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x134, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x135, val: 0xD0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x136, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x137, val: 0x56, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x138, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x139, val: 0x24, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13A, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13B, val: 0x94, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13C, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13D, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x13F, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x140, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x142, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x143, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x144, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x145, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x146, val: 0x21, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x148, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x149, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14A, val: 0x44, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14B, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14C, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14D, val: 0x48, reg addr width: 1014E, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x14F, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x150, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x151, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x152, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x153, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x154, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x155, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x156, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x157, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x158, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x159, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15A, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15B, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15C, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15D, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15E, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x15F, val: 0xB5, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x160, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x161, val: 0xA2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x162, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x163, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x164, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x165, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x166, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x167, val: 0xF4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x168, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x169, val: 0x82, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16A, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16B, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16C, val: 0x13, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x16D, val: 0xA1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, Read from slave addr: 5, reg addr: 0x170, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x171, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x173, val: 0x4D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x174, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x175, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x176, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x177, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x178, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x179, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17A, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17B, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17C, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17D, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17E, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x17F, val: 0xB4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x180, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x181, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x182, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x183, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x184, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x185, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x186, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x187, val: 0x2E, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x188, val: 0x1B, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x189, val: 0xE8, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18A, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18B, val: 0x50, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18D, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18E, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x18F, val: 0x8A, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x190, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x191, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x192, val: 0xA, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x193, val: 0x41, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x194, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x195, val: 0x77, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x196, val: 0xE0, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x197, val: 0x55, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x198, val: 0xEB, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x199, val: 0xAC, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19A, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19B, val: 0x96, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19C, val: 0xFF, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x19F, val: 0x92, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A0, val: 0xED, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A1, val: 0x39, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A2, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 5, reg addr: 0x1A3, val: 0x73, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xC9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCC, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCD, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCE, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xCF, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD0, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD1, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD6, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD7, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD8, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xD9, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDA, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDB, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDC, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDD, val: 0xD8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xDE, val:, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE2, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE3, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE4, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE5, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE6, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE7, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE8, val: 0x89, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xE9, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEA, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEB, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEC, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xED, val: 0x26, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEE, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xEF, val: 0x81, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF1, val: 0xC4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF2, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF3, val: 0x42, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF4, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF5, val: 0x48, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF6, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF7, val: 0xCB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF8, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xF9, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFA, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFB, val: 0xFE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFC, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFD, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFE, val: 0xF8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0xFF, val: 0x74, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x100, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x101, val: 0x3D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x102, val: 0xF2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x103, val: 0xAB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x104, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x105, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x106, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x107, val: 0x43, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x108, val: 0x1E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x109, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10A, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10B, val: 0x9F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10C, val: 0x17, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10D, val: 0x84, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10E, val: 0xF0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x10F, val: 0x58, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x110, val: 0xB, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x111, val: 0xDD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x112, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x113, val: 0x91, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x114, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x115, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x116, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x117, val: 0x37, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x118, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x119, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11A, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11B, val: 0x8B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11C, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11D, val: 0x31, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11E, val: 0xE7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x11F, val: 0xB1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x120, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x121, val: 0x65, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x122, val: 0x1C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x123, val: 0x22, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x124, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x125, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x126, val: 0x10, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x127, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x128, val: 0x8, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x129, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12A, val: 0xF5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x12B, ad from slave addr: 11, reg addr: 0x132, val: 0xF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x133, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x134, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x135, val: 0xA3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x136, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x137, val: 0xA7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x138, val: 0xFA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x139, val: 0x1E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13A, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13B, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13C, val: 0x45, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13D, val: 0x5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13E, val: 0x28, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x13F, val: 0x8C, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x140, val: 0xA0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x141, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x142, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x143, val: 0xC0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x144, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x145, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x146, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x147, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x148, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x149, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14A, val: 0x40, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14B, val: 0x32, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14C, val: 0x54, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14D, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14E, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x14F, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x150, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x151, val: 0x80, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x152, val: 0xC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x153, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x154, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x155, val: 0x20, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x156, val: 0x49, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x157, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x158, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x159, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15A, val: 0x4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15B, val: 0x19, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15C, val: 0x62, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15D, val: 0xAF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15E, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x15F, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x160, val: 0x15, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x161, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x162, val: 0xFC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x163, val: 0xB2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x164, val: 0xD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x165, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x166, val: 0x1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x167, val: 0xDF, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x168, val: 0xEE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x169, val: 0x36, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16A, val: 0xE2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16B, val: 0xBD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16C, val: 0x12, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16D, val: 0x4A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16E, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x16F, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x170, val: 0x1A, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x171, val: 0x5B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x172, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x173, val: 0xD1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x174, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x175, val: 0xD2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x176, val: 0x1F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x177, val: 0x79, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x178, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x179, val: 0x8F, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17A, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17B, val: 0x25, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17C, val: 0x2, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17D, val: 0xC1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17E, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x17F, val: 0xAA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x180, val: 0xE4, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x181, val: 0x2B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x182, val: 0xE6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x183, val: 0x3B, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x184, val: 0xFD, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x185, val: 0x30, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x186, val: 0xE1, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x187, val: 0x9D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x188, val: 0xEC, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x189, val: 0x34, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18A, val: 0x6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18B, val: 0x1D, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18C, val: 0xE5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18D, val: 0xE9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18E, val: 0x16, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x18F, val: 0xF3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x190, val: 0xEA, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x191, val: 0xD5, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x192, val: 0xF9, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x193, val: 0x8E, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x194, val: 0x0, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x195, val: 0xC3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x196, val: 0x11, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x197, val: 0x78, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x198, val: 0xE, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x199, val: 0x3, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x19A, val: 0x9, reg addr width: 10, reg val width: 8
Read from slave addr: 1Vaddr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A0, val: 0xF7, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A1, val: 0x75, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A2, val: 0xF6, reg addr width: 10, reg val width: 8
Read from slave addr: 11, reg addr: 0x1A3, val: 0x4B, reg addr width: 10, reg val width: 8
==================================================================
==================================================================
