<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::SIRegisterInfo Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="structllvm_1_1SIRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIRegisterInfo Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1SIRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1SIRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1SIRegisterInfo_inherit__map" id="llvm_1_1SIRegisterInfo_inherit__map">
<area shape="rect" id="node2" href="structllvm_1_1AMDGPURegisterInfo.html" title="llvm::AMDGPURegisterInfo" alt="" coords="5,80,193,107"/><area shape="rect" id="node3" href="classAMDGPUGenRegisterInfo.html" title="AMDGPUGenRegisterInfo" alt="" coords="9,5,189,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1SIRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1SIRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1SIRegisterInfo_coll__map" id="llvm_1_1SIRegisterInfo_coll__map">
<area shape="rect" id="node2" href="structllvm_1_1AMDGPURegisterInfo.html" title="llvm::AMDGPURegisterInfo" alt="" coords="153,171,341,197"/><area shape="rect" id="node3" href="classAMDGPUGenRegisterInfo.html" title="AMDGPUGenRegisterInfo" alt="" coords="5,81,185,108"/><area shape="rect" id="node5" href="classllvm_1_1AMDGPUSubtarget.html" title="llvm::AMDGPUSubtarget" alt="" coords="309,81,487,108"/><area shape="rect" id="node6" href="classAMDGPUGenSubtargetInfo.html" title="AMDGPUGenSubtargetInfo" alt="" coords="301,5,495,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ad6294a17e5cfe9ac08a34d8664355510"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> { <br/>
&#160;&#160;<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">TGID_X</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">TGID_Y</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">TGID_Z</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">SCRATCH_WAVE_OFFSET</a>, 
<br/>
&#160;&#160;<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">SCRATCH_PTR</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">INPUT_PTR</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">TIDIG_X</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">TIDIG_Y</a>, 
<br/>
&#160;&#160;<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">TIDIG_Z</a>
<br/>
 }</td></tr>
<tr class="separator:ad6294a17e5cfe9ac08a34d8664355510"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a115ac9ec310fa1ba5cb1b7ea635b6a8e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a115ac9ec310fa1ba5cb1b7ea635b6a8e">SIRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a115ac9ec310fa1ba5cb1b7ea635b6a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78aaacf7e144413dd24d6ba681de79f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a78aaacf7e144413dd24d6ba681de79f8">getRegPressureSetLimit</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a78aaacf7e144413dd24d6ba681de79f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eafea62423808eaf1bec18900ec929e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5eafea62423808eaf1bec18900ec929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b8d8b2c16c95d360a6ee74d8227b5b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, int SPAdj, <a class="el" href="classunsigned.html">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a45b8d8b2c16c95d360a6ee74d8227b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f70d3003a988a239a6b578becbc95b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">getCFGStructurizerRegClass</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a07f70d3003a988a239a6b578becbc95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">get the register class of the specified type to use in the CFGStructurizer  <a href="#a07f70d3003a988a239a6b578becbc95b">More...</a><br/></td></tr>
<tr class="separator:a07f70d3003a988a239a6b578becbc95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c1a295ddbde837c8cca82c2dcfc47f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">getHWRegIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a15c1a295ddbde837c8cca82c2dcfc47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519c631a1eee03f772cedaecd57241f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">getPhysRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a519c631a1eee03f772cedaecd57241f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'base' register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc.  <a href="#a519c631a1eee03f772cedaecd57241f6">More...</a><br/></td></tr>
<tr class="separator:a519c631a1eee03f772cedaecd57241f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7e8ecd5e11ece2b366b52496e227aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">isSGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:acb7e8ecd5e11ece2b366b52496e227aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a707d464bae2daa90a4b8ddb441155"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#af7a707d464bae2daa90a4b8ddb441155">isSGPRClassID</a> (<a class="el" href="classunsigned.html">unsigned</a> RCID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af7a707d464bae2daa90a4b8ddb441155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115ab05f8cddeb3059603ff085ecab7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a115ab05f8cddeb3059603ff085ecab7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6ef6ad6f8278143c1665ce34f79da2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">getEquivalentVGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0b6ef6ad6f8278143c1665ce34f79da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20f050ef31d80ad33c98bdbc05ce691"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af20f050ef31d80ad33c98bdbc05ce691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e4a4ce6cbdb33ffcc22f2679676a42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC, <a class="el" href="classunsigned.html">unsigned</a> Channel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a54e4a4ce6cbdb33ffcc22f2679676a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c51b0dc1c950808c39343e36cdab6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">opCanUseLiteralConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a99c51b0dc1c950808c39343e36cdab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd2a893a1f0d4aaf7304dbaf635b72c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a3bd2a893a1f0d4aaf7304dbaf635b72c">opCanUseInlineConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a3bd2a893a1f0d4aaf7304dbaf635b72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82656e7bc60f0666651b1887d9d28c1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, enum <a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> <a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a82656e7bc60f0666651b1887d9d28c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register that <code><a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a></code> is stored in.  <a href="#a82656e7bc60f0666651b1887d9d28c1f">More...</a><br/></td></tr>
<tr class="separator:a82656e7bc60f0666651b1887d9d28c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0822c92792471bf10e15350f3a094876"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">getNumVGPRsAllowed</a> (<a class="el" href="classunsigned.html">unsigned</a> WaveCount) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a0822c92792471bf10e15350f3a094876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Give the maximum number of VGPRs that can be used by <code>WaveCount</code> concurrent waves.  <a href="#a0822c92792471bf10e15350f3a094876">More...</a><br/></td></tr>
<tr class="separator:a0822c92792471bf10e15350f3a094876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3a23019db0710ad7732f0715181615"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#ade3a23019db0710ad7732f0715181615">getNumSGPRsAllowed</a> (<a class="el" href="classunsigned.html">unsigned</a> WaveCount) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ade3a23019db0710ad7732f0715181615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Give the maximum number of SGPRs that can be used by <code>WaveCount</code> concurrent waves.  <a href="#ade3a23019db0710ad7732f0715181615">More...</a><br/></td></tr>
<tr class="separator:ade3a23019db0710ad7732f0715181615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373f26570ddfaa3f8d3dcd835704f345"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">findUnusedRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a373f26570ddfaa3f8d3dcd835704f345"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a register that is not used at any point in the function. If all registers are used, then this function will return.  <a href="#a373f26570ddfaa3f8d3dcd835704f345">More...</a><br/></td></tr>
<tr class="separator:a373f26570ddfaa3f8d3dcd835704f345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_structllvm_1_1AMDGPURegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_structllvm_1_1AMDGPURegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="memitem:a4316a0f022f450df7583d08fe94fe90a inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a4316a0f022f450df7583d08fe94fe90a">AMDGPURegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a4316a0f022f450df7583d08fe94fe90a inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad895be3d6bf27d61e41f776c20864577 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ad895be3d6bf27d61e41f776c20864577">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad895be3d6bf27d61e41f776c20864577 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f1237520dfe109f5ca3bae48b81cb5 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">getSubRegFromChannel</a> (<a class="el" href="classunsigned.html">unsigned</a> Channel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a20f1237520dfe109f5ca3bae48b81cb5 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750fb4c7b191a38a34f9ccea0e94fd2e inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a750fb4c7b191a38a34f9ccea0e94fd2e">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a750fb4c7b191a38a34f9ccea0e94fd2e inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cb674ac850aeac41ee8f5e2184f724 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ab3cb674ac850aeac41ee8f5e2184f724">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, int SPAdj, <a class="el" href="classunsigned.html">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab3cb674ac850aeac41ee8f5e2184f724 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0dc8c21b6e14de74e4b92779414f1f inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a1e0dc8c21b6e14de74e4b92779414f1f">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1e0dc8c21b6e14de74e4b92779414f1f inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985b5495f47bc35cb6240b8bb61f86c2 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a985b5495f47bc35cb6240b8bb61f86c2">getIndirectSubReg</a> (<a class="el" href="classunsigned.html">unsigned</a> IndirectIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a985b5495f47bc35cb6240b8bb61f86c2 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_structllvm_1_1AMDGPURegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_structllvm_1_1AMDGPURegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="memitem:afe9c61c3b0d699c9ce89369bfd1c915c inherit pub_attribs_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a></td></tr>
<tr class="separator:afe9c61c3b0d699c9ce89369bfd1c915c inherit pub_attribs_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_structllvm_1_1AMDGPURegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_structllvm_1_1AMDGPURegisterInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="memitem:ab81c2688fecd521e727ed4a2247e24de inherit pub_static_attribs_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ab81c2688fecd521e727ed4a2247e24de">CalleeSavedReg</a> = AMDGPU::NoRegister</td></tr>
<tr class="separator:ab81c2688fecd521e727ed4a2247e24de inherit pub_static_attribs_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00024">24</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">llvm::SIRegisterInfo::PreloadedValue</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730"></a>TGID_X</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341"></a>TGID_Y</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443"></a>TGID_Z</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3"></a>SCRATCH_WAVE_OFFSET</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189"></a>SCRATCH_PTR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69"></a>INPUT_PTR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247"></a>TIDIG_X</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a"></a>TIDIG_Y</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0"></a>TIDIG_Z</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00092">92</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a115ac9ec310fa1ba5cb1b7ea635b6a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SIRegisterInfo::SIRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>st</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00028">28</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a45b8d8b2c16c95d360a6ee74d8227b5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00174">174</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00126">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00147">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00224">llvm::LLVMContext::emitError()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="Function_8cpp_source.html#l00214">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00084">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">getNumSubRegsForSpillOp()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00375">getPhysRegSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00037">llvm::SIMachineFunctionInfo::getSpilledReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00040">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00632">llvm::SIInstrInfo::insertNOPs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01003">llvm::SIInstrInfo::isImmOperandLegal()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00038">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00367">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="AMDGPURegisterInfo_8h_source.html#l00033">llvm::AMDGPURegisterInfo::ST</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00037">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a>.</p>

</div>
</div>
<a class="anchor" id="a373f26570ddfaa3f8d3dcd835704f345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::findUnusedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a register that is not used at any point in the function. If all registers are used, then this function will return. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00467">467</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00058">llvm::TargetRegisterClass::begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00059">llvm::TargetRegisterClass::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00647">llvm::MachineRegisterInfo::isPhysRegUsed()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00535">llvm::SIInstrInfo::calculateLDSSpillAddress()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00037">llvm::SIMachineFunctionInfo::getSpilledReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a07f70d3003a988a239a6b578becbc95b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getCFGStructurizerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>get the register class of the specified type to use in the CFGStructurizer </p>

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a2f380d4d7324dc3bcf316f8e12e5f9ac">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00296">296</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a class="anchor" id="a0b6ef6ad6f8278143c1665ce34f79da2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentVGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A VGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00341">341</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">hasVGPRs()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01331">llvm::SIInstrInfo::legalizeOpWithMove()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">llvm::SIInstrInfo::moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a15c1a295ddbde837c8cca82c2dcfc47f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getHWRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ad968346460df5c2fc85e32ceafd42a58">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00304">304</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00375">getPhysRegSubReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ade3a23019db0710ad7732f0715181615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getNumSGPRsAllowed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WaveCount</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Give the maximum number of SGPRs that can be used by <code>WaveCount</code> concurrent waves. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00493">493</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00053">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="a0822c92792471bf10e15350f3a094876"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getNumVGPRsAllowed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WaveCount</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Give the maximum number of VGPRs that can be used by <code>WaveCount</code> concurrent waves. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00478">478</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00053">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="a519c631a1eee03f772cedaecd57241f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getPhysRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the 'base' register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00308">308</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00375">getPhysRegSubReg()</a>, and <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00074">isVGPR()</a>.</p>

</div>
</div>
<a class="anchor" id="a54e4a4ce6cbdb33ffcc22f2679676a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getPhysRegSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SubRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><code>Channel</code> This is the register channel (e.g. a value from 0-16), not the SubReg index. </p>
<dl class="section return"><dt>Returns</dt><dd>The sub-register of Reg that is in Channel. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00375">375</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00304">getHWRegIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00308">getPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00067">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00084">llvm::TargetRegisterClass::getSize()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00174">eliminateFrameIndex()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00402">llvm::SITargetLowering::LowerFormalArguments()</a>.</p>

</div>
</div>
<a class="anchor" id="a82656e7bc60f0666651b1887d9d28c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getPreloadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the physical register that <code><a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a></code> is stored in. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00435">435</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00098">INPUT_PTR</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00050">llvm::SIMachineFunctionInfo::NumUserSGPRs</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00097">SCRATCH_PTR</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00096">SCRATCH_WAVE_OFFSET</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00053">llvm::SIMachineFunctionInfo::ScratchOffsetReg</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00093">TGID_X</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00094">TGID_Y</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00095">TGID_Z</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00099">TIDIG_X</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00100">TIDIG_Y</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00101">TIDIG_Z</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00402">llvm::SITargetLowering::LowerFormalArguments()</a>.</p>

</div>
</div>
<a class="anchor" id="a78aaacf7e144413dd24d6ba681de79f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00053">53</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00236">llvm::AMDGPUSubtarget::getMaxWavesPerCU()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00493">getNumSGPRsAllowed()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00478">getNumVGPRsAllowed()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">isSGPRClass()</a>, and <a class="el" href="AMDGPURegisterInfo_8h_source.html#l00033">llvm::AMDGPURegisterInfo::ST</a>.</p>

</div>
</div>
<a class="anchor" id="aae11cbd7196aeff4a4b2a12be9835f28"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> SIRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00032">32</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00235">llvm::BitVector::set()</a>.</p>

</div>
</div>
<a class="anchor" id="af20f050ef31d80ad33c98bdbc05ce691"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getSubRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class that is used for a sub-register of <code>RC</code> for the given <code>SubIdx</code>. If <code>SubIdx</code> equals NoSubRegister, <code>RC</code> will be returned. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00361">361</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8h_source.html#l00049">isSGPRClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a115ab05f8cddeb3059603ff085ecab7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::hasVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains VGPR registers. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">332</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01319">llvm::SIInstrInfo::canReadVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00341">getEquivalentVGPRClass()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00118">hasVGPROperands()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">isSGPRClass()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00074">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00487">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00433">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="acb7e8ecd5e11ece2b366b52496e227aa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isSGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only SGPR registers </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00049">49</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">hasVGPRs()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00421">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00053">getRegPressureSetLimit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00361">getSubRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00057">isSGPRClassID()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01331">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00487">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00433">llvm::SIInstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01069">llvm::SIInstrInfo::usesConstantBus()</a>.</p>

</div>
</div>
<a class="anchor" id="af7a707d464bae2daa90a4b8ddb441155"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isSGPRClassID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class ID contains only SGPR registers </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00057">57</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8h_source.html#l00049">isSGPRClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bd2a893a1f0d4aaf7304dbaf635b72c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::opCanUseInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this operand type can accept an inline constant. i.e. An integer value in the range (-16, 64) or -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00428">428</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00424">opCanUseLiteralConstant()</a>, and <a class="el" href="SIDefines_8h_source.html#l00048">llvm::AMDGPU::OPERAND_REG_INLINE_C</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01003">llvm::SIInstrInfo::isImmOperandLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a99c51b0dc1c950808c39343e36cdab6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::opCanUseLiteralConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this operand type can accept a literal constant (i.e. any 32-bit immediate). </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00424">424</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00046">llvm::AMDGPU::OPERAND_REG_IMM32</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01003">llvm::SIInstrInfo::isImmOperandLegal()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00428">opCanUseInlineConstant()</a>.</p>

</div>
</div>
<a class="anchor" id="a5eafea62423808eaf1bec18900ec929e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00081">81</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00277">llvm::MachineFrameInfo::hasStackObjects()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li><a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a></li>
<li><a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
