

Graduate student in **VLSI Design** with strong expertise in **RTL Design**, **SoC Verification**, and **Physical Design flows**. Skilled in **FPGA prototyping**, **SoC integration**, **TLM/SystemVerilog-based testbenches**, and **ASIC design optimization**. Passionate about hardware design, embedded systems, and verification methodologies.



