{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555554840412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555554840418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 23:34:00 2019 " "Processing started: Wed Apr 17 23:34:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555554840418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554840418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audioProcessor -c audioProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off audioProcessor -c audioProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554840418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555554843016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555554843016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file codecinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 codecInterface " "Found entity 1: codecInterface" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555554885131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file audioprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioProcessor " "Found entity 1: audioProcessor" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555554885134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readData READDATA memoController.v(5) " "Verilog HDL Declaration information at memoController.v(5): object \"readData\" differs only in case from object \"READDATA\" in the same scope" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555554885136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoController " "Found entity 1: memoController" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555554885137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommemory.v 1 1 " "Found 1 design units, including 1 entities, in source file rommemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 romMemory " "Found entity 1: romMemory" {  } { { "romMemory.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/romMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555554885139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blck audioprocessor.v(41) " "Verilog HDL Implicit Net warning at audioprocessor.v(41): created implicit net for \"blck\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audioProcessor " "Elaborating entity \"audioProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555554885603 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata audioprocessor.v(6) " "Output port \"readdata\" at audioprocessor.v(6) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555554885606 "|audioProcessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "waitrequest audioprocessor.v(7) " "Output port \"waitrequest\" at audioprocessor.v(7) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555554885606 "|audioProcessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bclk audioprocessor.v(9) " "Output port \"bclk\" at audioprocessor.v(9) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555554885606 "|audioProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codecInterface codecInterface:codecInt " "Elaborating entity \"codecInterface\" for hierarchy \"codecInterface:codecInt\"" {  } { { "audioprocessor.v" "codecInt" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885627 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bclk_counter_max codecInterface.v(22) " "Verilog HDL warning at codecInterface.v(22): object bclk_counter_max used but never assigned" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1555554885628 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 codecInterface.v(43) " "Verilog HDL assignment warning at codecInterface.v(43): truncated value with size 32 to match size of target (8)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555554885628 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 codecInterface.v(66) " "Verilog HDL assignment warning at codecInterface.v(66): truncated value with size 32 to match size of target (12)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555554885628 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 codecInterface.v(77) " "Verilog HDL assignment warning at codecInterface.v(77): truncated value with size 32 to match size of target (4)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555554885629 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bclk_counter_max 0 codecInterface.v(22) " "Net \"bclk_counter_max\" at codecInterface.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555554885629 "|audioProcessor|codecInterface:codecInt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoController memoController:memoInt " "Elaborating entity \"memoController\" for hierarchy \"memoController:memoInt\"" {  } { { "audioprocessor.v" "memoInt" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memoController.v(35) " "Verilog HDL assignment warning at memoController.v(35): truncated value with size 32 to match size of target (21)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555554885630 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memoController.v(103) " "Verilog HDL assignment warning at memoController.v(103): truncated value with size 32 to match size of target (21)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555554885631 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addrFinal memoController.v(91) " "Verilog HDL Always Construct warning at memoController.v(91): inferring latch(es) for variable \"addrFinal\", which holds its previous value in one or more paths through the always construct" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555554885631 "|audioProcessor|memoController:memoInt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataOut memoController.v(91) " "Verilog HDL Always Construct warning at memoController.v(91): inferring latch(es) for variable \"dataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555554885631 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] memoController.v(91) " "Inferred latch for \"dataOut\[0\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] memoController.v(91) " "Inferred latch for \"dataOut\[1\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] memoController.v(91) " "Inferred latch for \"dataOut\[2\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] memoController.v(91) " "Inferred latch for \"dataOut\[3\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] memoController.v(91) " "Inferred latch for \"dataOut\[4\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] memoController.v(91) " "Inferred latch for \"dataOut\[5\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] memoController.v(91) " "Inferred latch for \"dataOut\[6\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] memoController.v(91) " "Inferred latch for \"dataOut\[7\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] memoController.v(91) " "Inferred latch for \"dataOut\[8\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] memoController.v(91) " "Inferred latch for \"dataOut\[9\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] memoController.v(91) " "Inferred latch for \"dataOut\[10\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] memoController.v(91) " "Inferred latch for \"dataOut\[11\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] memoController.v(91) " "Inferred latch for \"dataOut\[12\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] memoController.v(91) " "Inferred latch for \"dataOut\[13\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] memoController.v(91) " "Inferred latch for \"dataOut\[14\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] memoController.v(91) " "Inferred latch for \"dataOut\[15\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885633 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[0\] memoController.v(91) " "Inferred latch for \"addrFinal\[0\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[1\] memoController.v(91) " "Inferred latch for \"addrFinal\[1\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[2\] memoController.v(91) " "Inferred latch for \"addrFinal\[2\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[3\] memoController.v(91) " "Inferred latch for \"addrFinal\[3\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[4\] memoController.v(91) " "Inferred latch for \"addrFinal\[4\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[5\] memoController.v(91) " "Inferred latch for \"addrFinal\[5\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[6\] memoController.v(91) " "Inferred latch for \"addrFinal\[6\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[7\] memoController.v(91) " "Inferred latch for \"addrFinal\[7\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[8\] memoController.v(91) " "Inferred latch for \"addrFinal\[8\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[9\] memoController.v(91) " "Inferred latch for \"addrFinal\[9\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[10\] memoController.v(91) " "Inferred latch for \"addrFinal\[10\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[11\] memoController.v(91) " "Inferred latch for \"addrFinal\[11\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885634 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[12\] memoController.v(91) " "Inferred latch for \"addrFinal\[12\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[13\] memoController.v(91) " "Inferred latch for \"addrFinal\[13\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[14\] memoController.v(91) " "Inferred latch for \"addrFinal\[14\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[15\] memoController.v(91) " "Inferred latch for \"addrFinal\[15\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[16\] memoController.v(91) " "Inferred latch for \"addrFinal\[16\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[17\] memoController.v(91) " "Inferred latch for \"addrFinal\[17\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[18\] memoController.v(91) " "Inferred latch for \"addrFinal\[18\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[19\] memoController.v(91) " "Inferred latch for \"addrFinal\[19\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrFinal\[20\] memoController.v(91) " "Inferred latch for \"addrFinal\[20\]\" at memoController.v(91)" {  } { { "memoController.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/memoController.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885635 "|audioProcessor|memoController:memoInt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMemory romMemory:rom " "Elaborating entity \"romMemory\" for hierarchy \"romMemory:rom\"" {  } { { "audioprocessor.v" "rom" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romMemory:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romMemory:rom\|altsyncram:altsyncram_component\"" {  } { { "romMemory.v" "altsyncram_component" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/romMemory.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romMemory:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romMemory:rom\|altsyncram:altsyncram_component\"" {  } { { "romMemory.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/romMemory.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romMemory:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"romMemory:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../generateMIF/initialization.mif " "Parameter \"init_file\" = \"../generateMIF/initialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555554885739 ""}  } { { "romMemory.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/romMemory.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555554885739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_huc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_huc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_huc1 " "Found entity 1: altsyncram_huc1" {  } { { "db/altsyncram_huc1.tdf" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/db/altsyncram_huc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555554885805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_huc1 romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_huc1:auto_generated " "Elaborating entity \"altsyncram_huc1\" for hierarchy \"romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_huc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885805 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "11 1048576 initialization.mif " "Address at line 11 exceeds the specified depth (1048576) in the Memory Initialization File \"initialization.mif\"" {  } { { "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/generateMIF/initialization.mif" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/generateMIF/initialization.mif" 11 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885827 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "initialization.mif 11 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"initialization.mif\" contains illegal syntax at line 11" {  } { { "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/generateMIF/initialization.mif" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/generateMIF/initialization.mif" 11 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1555554885827 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "../generateMIF/initialization.mif ALTSYNCRAM " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../generateMIF/initialization.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format." {  } { { "romMemory.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/romMemory.v" 84 0 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "Analysis & Synthesis" 0 -1 1555554885827 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_huc1:auto_generated " "Can't elaborate user hierarchy \"romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_huc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555554885906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/output_files/audioProcessor.map.smsg " "Generated suppressed messages file E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/output_files/audioProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554885943 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555554886000 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 17 23:34:46 2019 " "Processing ended: Wed Apr 17 23:34:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555554886000 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555554886000 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555554886000 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555554886000 ""}
