// Seed: 2791326586
module module_0 ();
  tri0 id_2;
  assign id_2 = (1 && id_1);
endmodule
module module_1 (
    output tri id_0
    , id_24,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wand id_11,
    output tri id_12,
    input wand id_13,
    output uwire id_14,
    input wor id_15,
    output supply0 id_16,
    input wor id_17,
    input wire id_18,
    input uwire id_19,
    input uwire id_20,
    input uwire id_21,
    inout supply1 id_22
);
  always id_22 = id_15;
  module_0();
  wire id_25;
endmodule
