// Seed: 1367498886
module module_0 (
    input wor id_0,
    input tri0 id_1
    , id_17,
    output tri1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output uwire id_5,
    output wor id_6,
    output uwire id_7,
    input wor id_8,
    output tri1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    output wor id_12,
    output tri1 id_13,
    input wor id_14,
    input supply1 id_15
);
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    output wire id_8
);
  supply1 id_10 = {1'h0{id_10}};
  module_0(
      id_6, id_5, id_1, id_8, id_4, id_8, id_1, id_1, id_7, id_1, id_1, id_3, id_8, id_1, id_4, id_2
  );
endmodule
