<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: RPU_SRAM4</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__RPU__SRAM4.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RPU_SRAM4<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SRAM4 Protection Register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga57102ecb5e48eff78129093f3c4f9841"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57102ecb5e48eff78129093f3c4f9841"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga57102ecb5e48eff78129093f3c4f9841">MXC_F_RPU_SRAM4_DMA0ACNR_POS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga57102ecb5e48eff78129093f3c4f9841"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_DMA0ACNR Position. <br /></td></tr>
<tr class="separator:ga57102ecb5e48eff78129093f3c4f9841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2684bddad9a86549a2172038f967cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e2684bddad9a86549a2172038f967cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga4e2684bddad9a86549a2172038f967cf">MXC_F_RPU_SRAM4_DMA0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_DMA0ACNR_POS))</td></tr>
<tr class="memdesc:ga4e2684bddad9a86549a2172038f967cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_DMA0ACNR Mask. <br /></td></tr>
<tr class="separator:ga4e2684bddad9a86549a2172038f967cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad072d335211ddf42fa5c67b000cd3b38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad072d335211ddf42fa5c67b000cd3b38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gad072d335211ddf42fa5c67b000cd3b38">MXC_F_RPU_SRAM4_DMA0ACNW_POS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad072d335211ddf42fa5c67b000cd3b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_DMA0ACNW Position. <br /></td></tr>
<tr class="separator:gad072d335211ddf42fa5c67b000cd3b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c8668843ed53a7517adec2c5d7ed3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd0c8668843ed53a7517adec2c5d7ed3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gafd0c8668843ed53a7517adec2c5d7ed3">MXC_F_RPU_SRAM4_DMA0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_DMA0ACNW_POS))</td></tr>
<tr class="memdesc:gafd0c8668843ed53a7517adec2c5d7ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_DMA0ACNW Mask. <br /></td></tr>
<tr class="separator:gafd0c8668843ed53a7517adec2c5d7ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c51d09d692beccad00afe8e0523cad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7c51d09d692beccad00afe8e0523cad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gaf7c51d09d692beccad00afe8e0523cad">MXC_F_RPU_SRAM4_DMA1ACNR_POS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaf7c51d09d692beccad00afe8e0523cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_DMA1ACNR Position. <br /></td></tr>
<tr class="separator:gaf7c51d09d692beccad00afe8e0523cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162e078460b4285e057e30ff7fc21a41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga162e078460b4285e057e30ff7fc21a41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga162e078460b4285e057e30ff7fc21a41">MXC_F_RPU_SRAM4_DMA1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_DMA1ACNR_POS))</td></tr>
<tr class="memdesc:ga162e078460b4285e057e30ff7fc21a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_DMA1ACNR Mask. <br /></td></tr>
<tr class="separator:ga162e078460b4285e057e30ff7fc21a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e7ab8742c94d3d7a7ee330778df9ff0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e7ab8742c94d3d7a7ee330778df9ff0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga9e7ab8742c94d3d7a7ee330778df9ff0">MXC_F_RPU_SRAM4_DMA1ACNW_POS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga9e7ab8742c94d3d7a7ee330778df9ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_DMA1ACNW Position. <br /></td></tr>
<tr class="separator:ga9e7ab8742c94d3d7a7ee330778df9ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf119031734a819dbea8d8f87a9f867"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bf119031734a819dbea8d8f87a9f867"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga5bf119031734a819dbea8d8f87a9f867">MXC_F_RPU_SRAM4_DMA1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_DMA1ACNW_POS))</td></tr>
<tr class="memdesc:ga5bf119031734a819dbea8d8f87a9f867"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_DMA1ACNW Mask. <br /></td></tr>
<tr class="separator:ga5bf119031734a819dbea8d8f87a9f867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd6fd55571f1628a7ff0f55f1697a93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cd6fd55571f1628a7ff0f55f1697a93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga3cd6fd55571f1628a7ff0f55f1697a93">MXC_F_RPU_SRAM4_USBACNR_POS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga3cd6fd55571f1628a7ff0f55f1697a93"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_USBACNR Position. <br /></td></tr>
<tr class="separator:ga3cd6fd55571f1628a7ff0f55f1697a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72bcdb03854e65395e8f226407a0a28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad72bcdb03854e65395e8f226407a0a28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gad72bcdb03854e65395e8f226407a0a28">MXC_F_RPU_SRAM4_USBACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_USBACNR_POS))</td></tr>
<tr class="memdesc:gad72bcdb03854e65395e8f226407a0a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_USBACNR Mask. <br /></td></tr>
<tr class="separator:gad72bcdb03854e65395e8f226407a0a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992590a4e1d5084cf01721fec7c6f754"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga992590a4e1d5084cf01721fec7c6f754"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga992590a4e1d5084cf01721fec7c6f754">MXC_F_RPU_SRAM4_USBACNW_POS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga992590a4e1d5084cf01721fec7c6f754"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_USBACNW Position. <br /></td></tr>
<tr class="separator:ga992590a4e1d5084cf01721fec7c6f754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66938f21658782e804b51b079c2c8e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf66938f21658782e804b51b079c2c8e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gaf66938f21658782e804b51b079c2c8e4">MXC_F_RPU_SRAM4_USBACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_USBACNW_POS))</td></tr>
<tr class="memdesc:gaf66938f21658782e804b51b079c2c8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_USBACNW Mask. <br /></td></tr>
<tr class="separator:gaf66938f21658782e804b51b079c2c8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac580b477546f465a6e683651c1612f7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac580b477546f465a6e683651c1612f7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gac580b477546f465a6e683651c1612f7b">MXC_F_RPU_SRAM4_SYS0ACNR_POS</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gac580b477546f465a6e683651c1612f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SYS0ACNR Position. <br /></td></tr>
<tr class="separator:gac580b477546f465a6e683651c1612f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afac43dd6d47e5532a2b238e71e698d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5afac43dd6d47e5532a2b238e71e698d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga5afac43dd6d47e5532a2b238e71e698d">MXC_F_RPU_SRAM4_SYS0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SYS0ACNR_POS))</td></tr>
<tr class="memdesc:ga5afac43dd6d47e5532a2b238e71e698d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SYS0ACNR Mask. <br /></td></tr>
<tr class="separator:ga5afac43dd6d47e5532a2b238e71e698d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867c4b587ee6ebca460ba0cb4573cbbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga867c4b587ee6ebca460ba0cb4573cbbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga867c4b587ee6ebca460ba0cb4573cbbb">MXC_F_RPU_SRAM4_SYS0ACNW_POS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga867c4b587ee6ebca460ba0cb4573cbbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SYS0ACNW Position. <br /></td></tr>
<tr class="separator:ga867c4b587ee6ebca460ba0cb4573cbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3f187d30bf20ed49cbbbf213a12635"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b3f187d30bf20ed49cbbbf213a12635"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga6b3f187d30bf20ed49cbbbf213a12635">MXC_F_RPU_SRAM4_SYS0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SYS0ACNW_POS))</td></tr>
<tr class="memdesc:ga6b3f187d30bf20ed49cbbbf213a12635"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SYS0ACNW Mask. <br /></td></tr>
<tr class="separator:ga6b3f187d30bf20ed49cbbbf213a12635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cbcfcd9434d26fe96e8a7a897c61824"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cbcfcd9434d26fe96e8a7a897c61824"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga0cbcfcd9434d26fe96e8a7a897c61824">MXC_F_RPU_SRAM4_SYS1ACNR_POS</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga0cbcfcd9434d26fe96e8a7a897c61824"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SYS1ACNR Position. <br /></td></tr>
<tr class="separator:ga0cbcfcd9434d26fe96e8a7a897c61824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1f1a61cee253762824e43548b30fb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b1f1a61cee253762824e43548b30fb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga6b1f1a61cee253762824e43548b30fb2">MXC_F_RPU_SRAM4_SYS1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SYS1ACNR_POS))</td></tr>
<tr class="memdesc:ga6b1f1a61cee253762824e43548b30fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SYS1ACNR Mask. <br /></td></tr>
<tr class="separator:ga6b1f1a61cee253762824e43548b30fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4242512a90ad8de5054243e3803d3f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4242512a90ad8de5054243e3803d3f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gaa4242512a90ad8de5054243e3803d3f7">MXC_F_RPU_SRAM4_SYS1ACNW_POS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gaa4242512a90ad8de5054243e3803d3f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SYS1ACNW Position. <br /></td></tr>
<tr class="separator:gaa4242512a90ad8de5054243e3803d3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889aefc2c0ebfeb77ba1389a66694e1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga889aefc2c0ebfeb77ba1389a66694e1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga889aefc2c0ebfeb77ba1389a66694e1b">MXC_F_RPU_SRAM4_SYS1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SYS1ACNW_POS))</td></tr>
<tr class="memdesc:ga889aefc2c0ebfeb77ba1389a66694e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SYS1ACNW Mask. <br /></td></tr>
<tr class="separator:ga889aefc2c0ebfeb77ba1389a66694e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4c9aa1fea595a06b1876d6a5807b58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe4c9aa1fea595a06b1876d6a5807b58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gafe4c9aa1fea595a06b1876d6a5807b58">MXC_F_RPU_SRAM4_SDMADACNR_POS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gafe4c9aa1fea595a06b1876d6a5807b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDMADACNR Position. <br /></td></tr>
<tr class="separator:gafe4c9aa1fea595a06b1876d6a5807b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23796749a899a5c31f6c30a6e0f7cdab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23796749a899a5c31f6c30a6e0f7cdab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga23796749a899a5c31f6c30a6e0f7cdab">MXC_F_RPU_SRAM4_SDMADACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDMADACNR_POS))</td></tr>
<tr class="memdesc:ga23796749a899a5c31f6c30a6e0f7cdab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDMADACNR Mask. <br /></td></tr>
<tr class="separator:ga23796749a899a5c31f6c30a6e0f7cdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0c265769e7b95cebe6572e5b7bc824"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff0c265769e7b95cebe6572e5b7bc824"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gaff0c265769e7b95cebe6572e5b7bc824">MXC_F_RPU_SRAM4_SDMADACNW_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gaff0c265769e7b95cebe6572e5b7bc824"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDMADACNW Position. <br /></td></tr>
<tr class="separator:gaff0c265769e7b95cebe6572e5b7bc824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2252adde1dbd5bc181d138aa10aea785"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2252adde1dbd5bc181d138aa10aea785"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga2252adde1dbd5bc181d138aa10aea785">MXC_F_RPU_SRAM4_SDMADACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDMADACNW_POS))</td></tr>
<tr class="memdesc:ga2252adde1dbd5bc181d138aa10aea785"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDMADACNW Mask. <br /></td></tr>
<tr class="separator:ga2252adde1dbd5bc181d138aa10aea785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4c924437e4e8c05a95a4465ef8a8ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a4c924437e4e8c05a95a4465ef8a8ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga5a4c924437e4e8c05a95a4465ef8a8ea">MXC_F_RPU_SRAM4_SDMAIACNR_POS</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga5a4c924437e4e8c05a95a4465ef8a8ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDMAIACNR Position. <br /></td></tr>
<tr class="separator:ga5a4c924437e4e8c05a95a4465ef8a8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d0c39634cc33dc5cfd590357bc3a59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26d0c39634cc33dc5cfd590357bc3a59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga26d0c39634cc33dc5cfd590357bc3a59">MXC_F_RPU_SRAM4_SDMAIACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDMAIACNR_POS))</td></tr>
<tr class="memdesc:ga26d0c39634cc33dc5cfd590357bc3a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDMAIACNR Mask. <br /></td></tr>
<tr class="separator:ga26d0c39634cc33dc5cfd590357bc3a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8206869c6782354146c60089ff99a8ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8206869c6782354146c60089ff99a8ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga8206869c6782354146c60089ff99a8ec">MXC_F_RPU_SRAM4_SDMAIACNW_POS</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga8206869c6782354146c60089ff99a8ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDMAIACNW Position. <br /></td></tr>
<tr class="separator:ga8206869c6782354146c60089ff99a8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247bb27e01e212fa142c925a77331127"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga247bb27e01e212fa142c925a77331127"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga247bb27e01e212fa142c925a77331127">MXC_F_RPU_SRAM4_SDMAIACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDMAIACNW_POS))</td></tr>
<tr class="memdesc:ga247bb27e01e212fa142c925a77331127"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDMAIACNW Mask. <br /></td></tr>
<tr class="separator:ga247bb27e01e212fa142c925a77331127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61c4d0553dd19c7dc11149fbe9f9591"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad61c4d0553dd19c7dc11149fbe9f9591"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gad61c4d0553dd19c7dc11149fbe9f9591">MXC_F_RPU_SRAM4_CRYPTOACNR_POS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gad61c4d0553dd19c7dc11149fbe9f9591"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_CRYPTOACNR Position. <br /></td></tr>
<tr class="separator:gad61c4d0553dd19c7dc11149fbe9f9591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580d245b0c8409cb00b41032b2510c19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga580d245b0c8409cb00b41032b2510c19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga580d245b0c8409cb00b41032b2510c19">MXC_F_RPU_SRAM4_CRYPTOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_CRYPTOACNR_POS))</td></tr>
<tr class="memdesc:ga580d245b0c8409cb00b41032b2510c19"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_CRYPTOACNR Mask. <br /></td></tr>
<tr class="separator:ga580d245b0c8409cb00b41032b2510c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098171b3be6b996ddf9195552f6088c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga098171b3be6b996ddf9195552f6088c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga098171b3be6b996ddf9195552f6088c0">MXC_F_RPU_SRAM4_CRYPTOACNW_POS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga098171b3be6b996ddf9195552f6088c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_CRYPTOACNW Position. <br /></td></tr>
<tr class="separator:ga098171b3be6b996ddf9195552f6088c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4769bf1be92cc34e3f586b71c8ecaebf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4769bf1be92cc34e3f586b71c8ecaebf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga4769bf1be92cc34e3f586b71c8ecaebf">MXC_F_RPU_SRAM4_CRYPTOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_CRYPTOACNW_POS))</td></tr>
<tr class="memdesc:ga4769bf1be92cc34e3f586b71c8ecaebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_CRYPTOACNW Mask. <br /></td></tr>
<tr class="separator:ga4769bf1be92cc34e3f586b71c8ecaebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75d46d54369aec2b21a827f80ce94ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad75d46d54369aec2b21a827f80ce94ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#gad75d46d54369aec2b21a827f80ce94ce">MXC_F_RPU_SRAM4_SDIOACNR_POS</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gad75d46d54369aec2b21a827f80ce94ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDIOACNR Position. <br /></td></tr>
<tr class="separator:gad75d46d54369aec2b21a827f80ce94ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8752d7b7f7bff9fa241f7ab55b23bb7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8752d7b7f7bff9fa241f7ab55b23bb7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga8752d7b7f7bff9fa241f7ab55b23bb7a">MXC_F_RPU_SRAM4_SDIOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDIOACNR_POS))</td></tr>
<tr class="memdesc:ga8752d7b7f7bff9fa241f7ab55b23bb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDIOACNR Mask. <br /></td></tr>
<tr class="separator:ga8752d7b7f7bff9fa241f7ab55b23bb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8a2e5fa3082817247e5a58f73feab8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a8a2e5fa3082817247e5a58f73feab8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga6a8a2e5fa3082817247e5a58f73feab8">MXC_F_RPU_SRAM4_SDIOACNW_POS</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga6a8a2e5fa3082817247e5a58f73feab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDIOACNW Position. <br /></td></tr>
<tr class="separator:ga6a8a2e5fa3082817247e5a58f73feab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6abe5e822b26819d96ca3461b17e4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c6abe5e822b26819d96ca3461b17e4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html#ga8c6abe5e822b26819d96ca3461b17e4c">MXC_F_RPU_SRAM4_SDIOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDIOACNW_POS))</td></tr>
<tr class="memdesc:ga8c6abe5e822b26819d96ca3461b17e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4_SDIOACNW Mask. <br /></td></tr>
<tr class="separator:ga8c6abe5e822b26819d96ca3461b17e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
