

================================================================
== Vivado HLS Report for 'filter_c_top'
================================================================
* Date:           Fri Jun  7 13:05:43 2019

* Version:        2018.2.2 (Build 2345119 on Mon Oct 01 18:48:11 MDT 2018)
* Project:        filter
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    20.351|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   54|  367|   55|  368| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |Block_codeRepl5_proc_U0  |Block_codeRepl5_proc  |   54|  367|   54|  367|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      -|     -|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      2|    850|  2344|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|     -|
|Register         |        -|      -|      -|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      2|    850|  2344|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      5|      5|    29|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |Block_codeRepl5_proc_U0  |Block_codeRepl5_proc  |        0|      2|  850|  2344|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|      2|  850|  2344|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|xn_0_V_TDATA        |  in |   24|    axis    |      xn_0_V     |    scalar    |
|xn_0_V_TVALID       |  in |    1|    axis    |      xn_0_V     |    scalar    |
|xn_0_V_TREADY       | out |    1|    axis    |      xn_0_V     |    scalar    |
|ap_ce               |  in |    1| ap_ctrl_hs |   filter_c_top  | return value |
|ap_clk              |  in |    1| ap_ctrl_hs |   filter_c_top  | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |   filter_c_top  | return value |
|ap_done             | out |    1| ap_ctrl_hs |   filter_c_top  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   filter_c_top  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   filter_c_top  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   filter_c_top  | return value |
|yn_0_V_TDATA        | out |   24|    axis    |      yn_0_V     |    pointer   |
|yn_0_V_TVALID       | out |    1|    axis    |      yn_0_V     |    pointer   |
|yn_0_V_TREADY       |  in |    1|    axis    |      yn_0_V     |    pointer   |
|yn_1_V_TDATA        | out |   24|    axis    |      yn_1_V     |    pointer   |
|yn_1_V_TVALID       | out |    1|    axis    |      yn_1_V     |    pointer   |
|yn_1_V_TREADY       |  in |    1|    axis    |      yn_1_V     |    pointer   |
|buf_clr             |  in |    1|   ap_none  |     buf_clr     |    scalar    |
|cfg_filt_en_0       |  in |    1|   ap_none  |  cfg_filt_en_0  |    scalar    |
|cfg_filt_en_1       |  in |    1|   ap_none  |  cfg_filt_en_1  |    scalar    |
|cfg_filt_en_2       |  in |    1|   ap_none  |  cfg_filt_en_2  |    scalar    |
|cfg_filt_en_3       |  in |    1|   ap_none  |  cfg_filt_en_3  |    scalar    |
|cfg_filt_en_4       |  in |    1|   ap_none  |  cfg_filt_en_4  |    scalar    |
|cfg_filt_en_5       |  in |    1|   ap_none  |  cfg_filt_en_5  |    scalar    |
|cfg_filt_en_6       |  in |    1|   ap_none  |  cfg_filt_en_6  |    scalar    |
|cfg_filt_en_7       |  in |    1|   ap_none  |  cfg_filt_en_7  |    scalar    |
|cfg_filt_en_8       |  in |    1|   ap_none  |  cfg_filt_en_8  |    scalar    |
|cfg_filt_en_9       |  in |    1|   ap_none  |  cfg_filt_en_9  |    scalar    |
|cfg_filt_en_10      |  in |    1|   ap_none  |  cfg_filt_en_10 |    scalar    |
|cfg_filt_en_11      |  in |    1|   ap_none  |  cfg_filt_en_11 |    scalar    |
|cfg_filt_en_12      |  in |    1|   ap_none  |  cfg_filt_en_12 |    scalar    |
|cfg_filt_en_13      |  in |    1|   ap_none  |  cfg_filt_en_13 |    scalar    |
|cfg_filt_en_14      |  in |    1|   ap_none  |  cfg_filt_en_14 |    scalar    |
|cfg_filt_en_15      |  in |    1|   ap_none  |  cfg_filt_en_15 |    scalar    |
|cfg_filt_en_16      |  in |    1|   ap_none  |  cfg_filt_en_16 |    scalar    |
|cfg_filt_en_17      |  in |    1|   ap_none  |  cfg_filt_en_17 |    scalar    |
|cfg_gain_val_V      |  in |    6|   ap_none  |  cfg_gain_val_V |    scalar    |
|cfg_delay_sel       |  in |    1|   ap_none  |  cfg_delay_sel  |    scalar    |
|cfg_delay_val_V     |  in |    5|   ap_none  | cfg_delay_val_V |    scalar    |
|coeff_mem_address0  | out |    7|  ap_memory |    coeff_mem    |     array    |
|coeff_mem_ce0       | out |    1|  ap_memory |    coeff_mem    |     array    |
|coeff_mem_d0        | out |   16|  ap_memory |    coeff_mem    |     array    |
|coeff_mem_q0        |  in |   16|  ap_memory |    coeff_mem    |     array    |
|coeff_mem_we0       | out |    1|  ap_memory |    coeff_mem    |     array    |
|mem_address0        | out |    7|  ap_memory |       mem       |     array    |
|mem_ce0             | out |    1|  ap_memory |       mem       |     array    |
|mem_d0              | out |   24|  ap_memory |       mem       |     array    |
|mem_q0              |  in |   24|  ap_memory |       mem       |     array    |
|mem_we0             | out |    1|  ap_memory |       mem       |     array    |
+--------------------+-----+-----+------------+-----------------+--------------+

