Fitter Status : Successful - Sat Apr 27 12:07:35 2013
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Project
Top-level Entity Name : Set
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 1 %
    Combinational ALUTs : 39 / 12,480 ( < 1 % )
    Dedicated logic registers : 72 / 12,480 ( < 1 % )
Total registers : 72
Total pins : 101 / 343 ( 29 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
