                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module FIR_Fliter
FIR_Fliter
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
set_svf FIR_Fliter.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Projects/FIR/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/FIR/std_cells
lappend search_path /home/IC/Projects/FIR/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/FIR/std_cells /home/IC/Projects/FIR/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format FIR_Fliter.v
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Projects/FIR/rtl/FIR_Fliter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/FIR/rtl/FIR_Fliter.v
Warning:  /home/IC/Projects/FIR/rtl/FIR_Fliter.v:49: the undeclared symbol 'RST' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/FIR/rtl/FIR_Fliter.v:73: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process
	in routine FIR_Fliter line 83 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  delay_signal_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 94 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prod_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 102 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_0_reg      | Flip-flop |  132  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 111 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_1_reg      | Flip-flop |  68   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 118 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_2_reg      | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 125 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_3_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/FIR/rtl/FIR_Fliter.db:FIR_Fliter'
Loaded 1 design.
Current design is 'FIR_Fliter'.
FIR_Fliter
read_file -format $file_format mux2X1.v
Loading verilog file '/home/IC/Projects/FIR/rtl/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/FIR/rtl/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/FIR/rtl/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
mux2X1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'FIR_Fliter'.
{FIR_Fliter}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'FIR_Fliter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/IC/Projects/FIR/rtl/FIR_Fliter.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Aug  2 23:54:40 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                    19

Cells                                                               1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                2
    Unloaded nets (LINT-2)                                          1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'FIR_Fliter', net 'm_reset' driven by pin 'mux_reset/OUT' has no loads. (LINT-2)
Warning: In design 'FIR_Fliter', net 'RST' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[15]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[14]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[13]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[12]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[11]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[10]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[9]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[7]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[6]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[5]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[4]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[3]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[2]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[1]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', input pin 'IN_0' of hierarchical cell 'mux_reset' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
set CLK_NAME CLK
CLK
set CLK_PER 100
100
set CLK_SETUP_SKEW 0.2
0.2
set CLK_HOLD_SKEW 0.1
0.1
set CLK_RISE 0.05
0.05
set CLK_FALL 0.05
0.05
set CLK_LAT 0
0
create_clock -name $CLK_NAME -period $CLK_PER -waveform {0 50} [get_port $CLK_NAME]
1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
1
set_clock_uncertainty -hold $CLK_HOLD_SKEW [get_clocks $CLK_NAME]
1
set_clock_transition -rise $CLK_RISE [get_clocks $CLK_NAME]
1
set_clock_transition -fall $CLK_FALL [get_clocks $CLK_NAME]
1
set_clock_latency  $CLK_LAT [get_clocks $CLK_NAME]
1
set_dont_touch_network $CLK_NAME
1
#set_dont_touch_network rst
set_input_delay 20 -clock $CLK_NAME [get_port Signal_Noise]
1
set_output_delay 20 -clock $CLK_NAME [get_port Fliter_Signal ]
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX8M  -pin Y [get_port Signal_Noise]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_load 0.5 [get_port Fliter_Signal      ]
1
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
1
compile -map_effort high 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 22 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design FIR_Fliter has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'FIR_Fliter'
Information: The register 'delay_signal_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FIR_Fliter_DW01_add_0'
  Processing 'FIR_Fliter_DW01_add_1'
  Processing 'FIR_Fliter_DW01_add_2'
  Processing 'FIR_Fliter_DW01_add_3'
  Processing 'FIR_Fliter_DW01_add_4'
  Processing 'FIR_Fliter_DW01_add_5'
  Processing 'FIR_Fliter_DW01_add_6'
  Processing 'FIR_Fliter_DW01_add_7'
  Processing 'FIR_Fliter_DW02_mult_0'
  Processing 'FIR_Fliter_DW01_inc_0'
  Processing 'FIR_Fliter_DW02_mult_1'
  Processing 'FIR_Fliter_DW01_inc_1'
  Processing 'FIR_Fliter_DW02_mult_2'
  Processing 'FIR_Fliter_DW01_inc_2'
  Processing 'FIR_Fliter_DW02_mult_3'
  Processing 'FIR_Fliter_DW01_inc_3'
  Processing 'FIR_Fliter_DW02_mult_4'
  Processing 'FIR_Fliter_DW01_inc_4'
  Processing 'FIR_Fliter_DW02_mult_5'
  Processing 'FIR_Fliter_DW01_inc_5'
  Processing 'FIR_Fliter_DW02_mult_6'
  Processing 'FIR_Fliter_DW01_inc_6'
  Processing 'FIR_Fliter_DW02_mult_7'
  Processing 'FIR_Fliter_DW01_inc_7'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: The register 'prod_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][31]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  154056.2      0.00       0.0       0.0                          
    0:00:03  154056.2      0.00       0.0       0.0                          
    0:00:03  154056.2      0.00       0.0       0.0                          
    0:00:03  154056.2      0.00       0.0       0.0                          
    0:00:03  154056.2      0.00       0.0       0.0                          
    0:00:03  140241.7      0.00       0.0       0.0                          
    0:00:03  140241.7      0.00       0.0       0.0                          
    0:00:03  140241.7      0.00       0.0       0.0                          
    0:00:03  140240.6      0.00       0.0       0.0                          
    0:00:03  140240.6      0.00       0.0       0.0                          
    0:00:03  140240.6      0.00       0.0       0.0                          
    0:00:03  140240.6      0.00       0.0       0.0                          
    0:00:03  140240.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  140240.6      0.00       0.0       0.0                          
    0:00:03  140240.6      0.00       0.0       0.0                          
    0:00:03  140033.5      0.00       0.0      60.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  140033.5      0.00       0.0      60.5                          
    0:00:03  144682.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  144682.9      0.00       0.0       0.0                          
    0:00:03  144682.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  144255.9      0.00       0.0       0.0                          
    0:00:03  121710.3      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output System_Top.v
Writing verilog file '/home/IC/Projects/FIR/syn/System_Top.v'.
Warning: Verilog writer has added 19 nets to module FIR_Fliter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output System_Top.ddc
Writing ddc file 'System_Top.ddc'.
1
write_sdc  -nosplit System_Top.sdc
1
write_sdf           System_Top.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/FIR/syn/System_Top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
write_file -format verilog -hierarchy -output FIR_Fliter_Netlist.v
Writing verilog file '/home/IC/Projects/FIR/syn/FIR_Fliter_Netlist.v'.
Warning: Verilog writer has added 19 nets to module FIR_Fliter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design FIR_Fliter has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FIR_Fliter_DW01_add_3'
  Processing 'FIR_Fliter_DW01_add_2'
  Processing 'FIR_Fliter_DW01_add_1'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'FIR_Fliter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: The register 'sum_0_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[2][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[3][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_0_reg[1][31]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   63918.9      0.00       0.0       0.0                          
    0:00:01   63918.9      0.00       0.0       0.0                          
    0:00:01   63918.9      0.00       0.0       0.0                          
    0:00:01   63918.9      0.00       0.0       0.0                          
    0:00:01   63918.9      0.00       0.0       0.0                          
    0:00:01   58321.3      0.00       0.0       0.0                          
    0:00:01   58321.3      0.00       0.0       0.0                          
    0:00:01   58321.3      0.00       0.0       0.0                          
    0:00:01   58320.1      0.00       0.0       0.0                          
    0:00:01   58320.1      0.00       0.0       0.0                          
    0:00:01   58320.1      0.00       0.0       0.0                          
    0:00:01   58320.1      0.00       0.0       0.0                          
    0:00:01   58320.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   58320.1      0.00       0.0       0.0                          
    0:00:01   58320.1      0.00       0.0       0.0                          
    0:00:01   58113.0      0.00       0.0      60.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   58113.0      0.00       0.0      60.5                          
    0:00:01   62762.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
    0:00:01   62762.5      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
set_svf -off
1
################# starting graphical user interface #######################
gui_start
Current design is 'FIR_Fliter'.
#exit
dc_shell> dc_shell> dc_shell> 