{
	"author": "Robert K. Brayton",
	"booktitle": "CAV",
	"crossref": "conf/cav/1993",
	"dblpkey": "conf/cav/Brayton93",
	"doi": "10.1007/3-540-56922-7_1",
	"ee": "http://dx.doi.org/10.1007/3-540-56922-7_1",
	"pages": "1-2",
	"publisher": "Springer-Verlag",
	"publishershort": "Springer",
	"series": "Lecture Notes in Computer Science",
	"seriesshort": "LNCS",
	"tag": ["design", "logic", "verification"],
	"title": "Logic Synthesis and Design Verification",
	"type": "inproceedings",
	"volume": 697,
	"year": 1993
}