
---------- Begin Simulation Statistics ----------
host_inst_rate                                 218360                       # Simulator instruction rate (inst/s)
host_mem_usage                                 324636                       # Number of bytes of host memory used
host_seconds                                    91.59                       # Real time elapsed on the host
host_tick_rate                              380799130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.034878                       # Number of seconds simulated
sim_ticks                                 34878232000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5537993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37680.982762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31973.396701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5088464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16938694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               449529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            121393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10491622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059252                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          328136                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 68718.613568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65299.436601                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1261550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   14618922976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.144298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              212736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            73396                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9098823496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139340                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 67719.212322                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.729862                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           13277                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    899107982                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7012279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47651.042220                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 41906.848685                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6350014                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31557617476                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094444                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                662265                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             194789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19590445996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           467476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996509                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002755                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.425712                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.821274                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7012279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47651.042220                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 41906.848685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6350014                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31557617476                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094444                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               662265                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            194789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19590445996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          467476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 386060                       # number of replacements
system.cpu.dcache.sampled_refs                 387084                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.015082                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6475862                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501874380000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145665                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13395302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14397.163205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11438.727358                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13353459                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      602420500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41843                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    465407500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40687                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.191580                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13395302                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14397.163205                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11438.727358                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13353459                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       602420500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003124                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41843                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1155                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    465407500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40687                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436227                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.348448                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13395302                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14397.163205                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11438.727358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13353459                       # number of overall hits
system.cpu.icache.overall_miss_latency      602420500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003124                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41843                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1155                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    465407500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40457                       # number of replacements
system.cpu.icache.sampled_refs                  40688                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.348448                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13353459                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70829.202680                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     28124788971                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                397079                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     77150.283025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 61813.661618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        33518                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2344288500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.475494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      30386                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     148                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1869121500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.473179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 30238                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363868                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       78570.855464                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  63254.752773                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         266529                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7648008500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.267512                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        97339                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       605                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        6118822000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.265846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   96733                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82132                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    77830.121025                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 62370.695953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          6392343500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82132                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     5122630000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82132                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145665                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145665                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.996628                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      427772                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        78232.898806                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   62911.558545                       # average overall mshr miss latency
system.l2.demand_hits                          300047                       # number of demand (read+write) hits
system.l2.demand_miss_latency              9992297000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.298582                       # miss rate for demand accesses
system.l2.demand_misses                        127725                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        753                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         7987943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.296819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   126971                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.705149                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.109994                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11553.160976                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1802.136788                       # Average occupied blocks per context
system.l2.overall_accesses                     427772                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       78232.898806                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  68910.852917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         300047                       # number of overall hits
system.l2.overall_miss_latency             9992297000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.298582                       # miss rate for overall accesses
system.l2.overall_misses                       127725                       # number of overall misses
system.l2.overall_mshr_hits                       753                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       36112732471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.225068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  524050                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.336739                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        133712                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       118243                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       538500                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           414913                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         5344                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         437134                       # number of replacements
system.l2.sampled_refs                         450773                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13355.297764                       # Cycle average of tags in use
system.l2.total_refs                           449253                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            86878                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2978890                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2926063                       # DTB hits
system.switch_cpus.dtb.data_misses              52827                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2263521                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2212675                       # DTB read hits
system.switch_cpus.dtb.read_misses              50846                       # DTB read misses
system.switch_cpus.dtb.write_accesses          715369                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              713388                       # DTB write hits
system.switch_cpus.dtb.write_misses              1981                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052840                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052828                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44071094                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2979587                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2544859                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3402310                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       300710                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3401604                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3991371                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         174144                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305031                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       324501                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17748951                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.599665                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.492722                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13465220     75.86%     75.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2123983     11.97%     87.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       807038      4.55%     92.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       431354      2.43%     94.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       255492      1.44%     96.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       132359      0.75%     96.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       131491      0.74%     97.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        77513      0.44%     98.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       324501      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17748951                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10643429                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2358534                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3119432                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       300480                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10643429                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13729091                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.568537                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.568537                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4776401                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          231                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       404625                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29054270                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7506029                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5368781                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2069597                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          753                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        97739                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4801851                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4645748                       # DTB hits
system.switch_cpus_1.dtb.data_misses           156103                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3905591                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3753872                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           151719                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        896260                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            891876                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4384                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3991371                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3342472                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9070232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        79070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30681061                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        586327                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.155395                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3342472                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2719003                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.194496                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19818548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.548098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.753942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14090825     71.10%     71.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         484630      2.45%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         300524      1.52%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         487675      2.46%     77.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1429691      7.21%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         257717      1.30%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         257669      1.30%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         499541      2.52%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2010276     10.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19818548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               5866822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2089910                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1555971                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.609103                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4802871                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           896260                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12984546                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14943115                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735725                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9553057                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.581775                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15164349                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       347900                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2918112                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5862651                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       478995                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1858661                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25160401                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3906611                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       407143                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15645038                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       119823                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6020                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2069597                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       157233                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       327174                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       103923                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        18942                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3504102                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1097758                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        18942                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       285567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.389327                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.389327                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10531486     65.61%     65.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46880      0.29%     65.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230985      1.44%     67.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7257      0.05%     67.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203993      1.27%     68.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19756      0.12%     68.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65101      0.41%     69.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4032672     25.12%     94.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       914052      5.69%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16052182                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       148166                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009230                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23543     15.89%     15.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           96      0.06%     15.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          533      0.36%     16.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           12      0.01%     16.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74812     50.49%     66.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        42753     28.85%     95.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         6417      4.33%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19818548                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.809958                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.349123                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12587018     63.51%     63.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2998807     15.13%     78.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1738529      8.77%     87.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1149591      5.80%     93.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       820593      4.14%     97.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       328350      1.66%     99.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       171060      0.86%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19738      0.10%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4862      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19818548                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.624954                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23604430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16052182                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13324792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        26723                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11729142                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3342509                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3342472                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              37                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2551564                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       871855                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5862651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1858661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               25685370                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3997620                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8005131                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       319254                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7825973                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       422614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        18959                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36065241                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28055135                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20809972                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5140794                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2069597                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       784563                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12804763                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1958851                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 90937                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
