{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1451676722953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1451676722954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  1 20:32:02 2016 " "Processing started: Fri Jan  1 20:32:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1451676722954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676722954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676722954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1451676724869 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Qsys system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676734004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:18 Progress: Loading nios/system.qsys " "2016.01.01.20:32:18 Progress: Loading nios/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676738531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:18 Progress: Reading input file " "2016.01.01.20:32:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676738853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:18 Progress: Adding clk_0 \[clock_source 15.1\] " "2016.01.01.20:32:18 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676738975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:19 Progress: Parameterizing module clk_0 " "2016.01.01.20:32:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676739835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:19 Progress: Adding clk_hsmc \[clock_source 15.1\] " "2016.01.01.20:32:19 Progress: Adding clk_hsmc \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676739837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:19 Progress: Parameterizing module clk_hsmc " "2016.01.01.20:32:19 Progress: Parameterizing module clk_hsmc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676739838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:19 Progress: Adding cpu \[altera_nios2_gen2 15.1\] " "2016.01.01.20:32:19 Progress: Adding cpu \[altera_nios2_gen2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676739840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Parameterizing module cpu " "2016.01.01.20:32:20 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\] " "2016.01.01.20:32:20 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Parameterizing module jtag_uart " "2016.01.01.20:32:20 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Adding led_pio \[altera_avalon_pio 15.1\] " "2016.01.01.20:32:20 Progress: Adding led_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Parameterizing module led_pio " "2016.01.01.20:32:20 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Adding mem_if_lpddr2_emif_0 \[altera_mem_if_lpddr2_emif 15.1\] " "2016.01.01.20:32:20 Progress: Adding mem_if_lpddr2_emif_0 \[altera_mem_if_lpddr2_emif 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Parameterizing module mem_if_lpddr2_emif_0 " "2016.01.01.20:32:20 Progress: Parameterizing module mem_if_lpddr2_emif_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 15.1\] " "2016.01.01.20:32:20 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Parameterizing module onchip_mem " "2016.01.01.20:32:20 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Adding sgdma_0 \[altera_avalon_sgdma 15.1\] " "2016.01.01.20:32:20 Progress: Adding sgdma_0 \[altera_avalon_sgdma 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Parameterizing module sgdma_0 " "2016.01.01.20:32:20 Progress: Parameterizing module sgdma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Adding sys_clk_timer \[altera_avalon_timer 15.1\] " "2016.01.01.20:32:20 Progress: Adding sys_clk_timer \[altera_avalon_timer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Parameterizing module sys_clk_timer " "2016.01.01.20:32:20 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Adding sysid \[altera_avalon_sysid_qsys 15.1\] " "2016.01.01.20:32:20 Progress: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Parameterizing module sysid " "2016.01.01.20:32:20 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:20 Progress: Adding tx_0 \[tx 1.0\] " "2016.01.01.20:32:20 Progress: Adding tx_0 \[tx 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676740987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:21 Progress: Parameterizing module tx_0 " "2016.01.01.20:32:21 Progress: Parameterizing module tx_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676741241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:21 Progress: Adding uart \[altera_avalon_uart 15.1\] " "2016.01.01.20:32:21 Progress: Adding uart \[altera_avalon_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676741242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:21 Progress: Parameterizing module uart " "2016.01.01.20:32:21 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676741252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:21 Progress: Building connections " "2016.01.01.20:32:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676741253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:21 Progress: Parameterizing connections " "2016.01.01.20:32:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676741283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:21 Progress: Validating " "2016.01.01.20:32:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676741285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.01.20:32:29 Progress: Done reading input file " "2016.01.01.20:32:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676749893 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System.mem_if_lpddr2_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors " "System.mem_if_lpddr2_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676751527 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System.mem_if_lpddr2_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "System.mem_if_lpddr2_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676751527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676751528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sysid: Time stamp will be automatically updated when this component is generated. " "System.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676751528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sgdma_0.out/tx_0.avalon_streaming_sink_1: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "System.sgdma_0.out/tx_0.avalon_streaming_sink_1: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676751528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676756072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676758959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676758990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_001.sink1 " "Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676758995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_001.sink2 " "Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676759000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux_001.sink3 " "Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676759006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676759012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_002.sink0 " "Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676759016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_003.sink0 " "Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676759020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src3 and rsp_mux_004.sink0 " "Inserting clock-crossing logic between rsp_demux_001.src3 and rsp_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676759024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676759029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676760030 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System: \"No matching role found for uart:s1:dataavailable (dataavailable)\" " "System: \"No matching role found for uart:s1:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676762303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System: \"No matching role found for uart:s1:readyfordata (readyfordata)\" " "System: \"No matching role found for uart:s1:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676762304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=/tmp/alt6801_897863035216286366.dir/0001_jtag_uart_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0001_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=/tmp/alt6801_897863035216286366.dir/0001_jtag_uart_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0001_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'system_led_pio' " "Led_pio: Starting RTL generation for module 'system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led_pio --dir=/tmp/alt6801_897863035216286366.dir/0002_led_pio_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0002_led_pio_gen//system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led_pio --dir=/tmp/alt6801_897863035216286366.dir/0002_led_pio_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0002_led_pio_gen//system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'system_led_pio' " "Led_pio: Done RTL generation for module 'system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676763492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_lpddr2_emif_0: \"system\" instantiated altera_mem_if_lpddr2_emif \"mem_if_lpddr2_emif_0\" " "Mem_if_lpddr2_emif_0: \"system\" instantiated altera_mem_if_lpddr2_emif \"mem_if_lpddr2_emif_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_mem --dir=/tmp/alt6801_897863035216286366.dir/0003_onchip_mem_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0003_onchip_mem_gen//system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_mem --dir=/tmp/alt6801_897863035216286366.dir/0003_onchip_mem_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0003_onchip_mem_gen//system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: Starting RTL generation for module 'system_sgdma_0' " "Sgdma_0: Starting RTL generation for module 'system_sgdma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_sgdma_0 --dir=/tmp/alt6801_897863035216286366.dir/0004_sgdma_0_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0004_sgdma_0_gen//system_sgdma_0_component_configuration.pl  --do_build_sim=0  \] " "Sgdma_0:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_sgdma_0 --dir=/tmp/alt6801_897863035216286366.dir/0004_sgdma_0_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0004_sgdma_0_gen//system_sgdma_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: Done RTL generation for module 'system_sgdma_0' " "Sgdma_0: Done RTL generation for module 'system_sgdma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: \"system\" instantiated altera_avalon_sgdma \"sgdma_0\" " "Sgdma_0: \"system\" instantiated altera_avalon_sgdma \"sgdma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'system_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_clk_timer --dir=/tmp/alt6801_897863035216286366.dir/0005_sys_clk_timer_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0005_sys_clk_timer_gen//system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_clk_timer --dir=/tmp/alt6801_897863035216286366.dir/0005_sys_clk_timer_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0005_sys_clk_timer_gen//system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676764967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'system_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676765121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"system\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"system\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676765122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676765141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_0: \"system\" instantiated tx \"tx_0\" " "Tx_0: \"system\" instantiated tx \"tx_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676765142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'system_uart' " "Uart: Starting RTL generation for module 'system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676765153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_uart --dir=/tmp/alt6801_897863035216286366.dir/0008_uart_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0008_uart_gen//system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_uart --dir=/tmp/alt6801_897863035216286366.dir/0008_uart_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6801_897863035216286366.dir/0008_uart_gen//system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676765153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'system_uart' " "Uart: Done RTL generation for module 'system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676765476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676765477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676766585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676767213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676767229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676767229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676767252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676767254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676767264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tomas/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu_cpu --dir=/tmp/alt6801_897863035216286366.dir/0012_cpu_gen/ --quartus_bindir=/home/tomas/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6801_897863035216286366.dir/0012_cpu_gen//system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/tomas/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tomas/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu_cpu --dir=/tmp/alt6801_897863035216286366.dir/0012_cpu_gen/ --quartus_bindir=/home/tomas/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6801_897863035216286366.dir/0012_cpu_gen//system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676767264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:47 (*) Starting Nios II generation " "Cpu: # 2016.01.01 20:32:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:47 (*)   Checking for plaintext license. " "Cpu: # 2016.01.01 20:32:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:51 (*)   Plaintext license not found. " "Cpu: # 2016.01.01 20:32:51 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:51 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2016.01.01 20:32:51 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:55 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2016.01.01 20:32:55 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:55 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.01.01 20:32:55 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:55 (*)   Creating all objects for CPU " "Cpu: # 2016.01.01 20:32:55 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:55 (*)     Testbench " "Cpu: # 2016.01.01 20:32:55 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:55 (*)     Instruction decoding " "Cpu: # 2016.01.01 20:32:55 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:55 (*)       Instruction fields " "Cpu: # 2016.01.01 20:32:55 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:55 (*)       Instruction decodes " "Cpu: # 2016.01.01 20:32:55 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:56 (*)       Signals for RTL simulation waveforms " "Cpu: # 2016.01.01 20:32:56 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:56 (*)       Instruction controls " "Cpu: # 2016.01.01 20:32:56 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:56 (*)     Pipeline frontend " "Cpu: # 2016.01.01 20:32:56 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:56 (*)     Pipeline backend " "Cpu: # 2016.01.01 20:32:56 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:32:58 (*)   Generating RTL from CPU objects " "Cpu: # 2016.01.01 20:32:58 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:33:00 (*)   Creating encrypted RTL " "Cpu: # 2016.01.01 20:33:00 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.01 20:33:00 (*) Done Nios II generation " "Cpu: # 2016.01.01 20:33:00 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_cpu_cpu' " "Cpu: Done RTL generation for module 'system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676780976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_lpddr2_pll \"pll0\" " "Pll0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_lpddr2_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676781249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676781249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating system_mem_if_lpddr2_emif_0_p0_altdqdqs " "P0: Generating system_mem_if_lpddr2_emif_0_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676782531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the system_mem_if_lpddr2_emif_0_p0_pin_assignments.tcl " "P0: Remember to run the system_mem_if_lpddr2_emif_0_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_lpddr2_hard_phy_core \"p0\" " "P0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_lpddr2_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676797759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676805163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676817536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_lpddr2_qseq \"s0\" " "S0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_lpddr2_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster: \"mem_if_lpddr2_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\" " "Dmaster: \"mem_if_lpddr2_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_lpddr2_hard_memory_controller \"c0\" " "C0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_lpddr2_hard_memory_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_lpddr2_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mem_if_lpddr2_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mem_if_lpddr2_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_master_agent.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_slave_agent.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_traffic_limiter.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_reorder_memory.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676825999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0_m_read_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sgdma_0_m_read_rsp_width_adapter\" " "Sgdma_0_m_read_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sgdma_0_m_read_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_clock_crosser.v " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826286 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Overwriting different file /home/tomas/trx/nios/db/ip/system/submodules/altera_std_synchronizer_nocut.v " "Overwriting different file /home/tomas/trx/nios/db/ip/system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 62 modules, 163 files " "System: Done \"system\" with 62 modules, 163 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676826307 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Qsys system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676828131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-structure " "Found design unit 1: tx-structure" {  } { { "tx.vhd" "" { Text "/home/tomas/trx/nios/tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830794 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.vhd" "" { Text "/home/tomas/trx/nios/tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C5G.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C5G.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C5G-structure " "Found design unit 1: C5G-structure" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830795 ""} { "Info" "ISGN_ENTITY_NAME" "1 C5G " "Found entity 1: C5G" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_native.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_native-rtl " "Found design unit 1: tx_native-rtl" {  } { { "tx_native.vhd" "" { Text "/home/tomas/trx/nios/tx_native.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830796 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_native " "Found entity 1: tx_native" {  } { { "tx_native.vhd" "" { Text "/home/tomas/trx/nios/tx_native.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_native) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_native)" {  } { { "tx_native/altera_xcvr_functions.sv" "" { Text "/home/tomas/trx/nios/tx_native/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830798 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_native/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_native/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451676830799 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_native/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_native/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451676830799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_native/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "tx_native/sv_reconfig_bundle_to_ip.sv" "" { Text "/home/tomas/trx/nios/tx_native/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "tx_native/sv_reconfig_bundle_merger.sv" "" { Text "/home/tomas/trx/nios/tx_native/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (tx_native) " "Found design unit 1: av_xcvr_h (SystemVerilog) (tx_native)" {  } { { "tx_native/av_xcvr_h.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "tx_native/av_xcvr_avmm_csr.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "tx_native/av_tx_pma_ch.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "tx_native/av_tx_pma.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "tx_native/av_rx_pma.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "tx_native/av_pma.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "tx_native/av_pcs_ch.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "tx_native/av_pcs.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "tx_native/av_xcvr_avmm.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "tx_native/av_xcvr_native.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "tx_native/av_xcvr_plls.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "tx_native/av_xcvr_data_adapter.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "tx_native/av_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830825 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_native/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451676830825 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_native/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451676830825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "tx_native/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "tx_native/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "tx_native/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/trx/nios/tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "tx_native/alt_reset_ctrl_lego.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "tx_native/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_native/alt_xcvr_resync.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (tx_native) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (tx_native)" {  } { { "tx_native/alt_xcvr_csr_common_h.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "tx_native/alt_xcvr_csr_common.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (tx_native) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (tx_native)" {  } { { "tx_native/alt_xcvr_csr_pcs8g_h.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "tx_native/alt_xcvr_csr_pcs8g.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file tx_native/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830844 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830844 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "tx_native/alt_xcvr_mgmt2dec.sv" "" { Text "/home/tomas/trx/nios/tx_native/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "tx_native/altera_wait_generate.v" "" { Text "/home/tomas/trx/nios/tx_native/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_native_av_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_native_av_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_av_functions_h (SystemVerilog) (tx_native) " "Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (tx_native)" {  } { { "tx_native/altera_xcvr_native_av_functions_h.sv" "" { Text "/home/tomas/trx/nios/tx_native/altera_xcvr_native_av_functions_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_native_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_native_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_av " "Found entity 1: altera_xcvr_native_av" {  } { { "tx_native/altera_xcvr_native_av.sv" "" { Text "/home/tomas/trx/nios/tx_native/altera_xcvr_native_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_data_adapter_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_data_adapter_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_data_adapter_av " "Found entity 1: altera_xcvr_data_adapter_av" {  } { { "tx_native/altera_xcvr_data_adapter_av.sv" "" { Text "/home/tomas/trx/nios/tx_native/altera_xcvr_data_adapter_av.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_reset-rtl " "Found design unit 1: tx_reset-rtl" {  } { { "tx_reset.vhd" "" { Text "/home/tomas/trx/nios/tx_reset.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830850 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_reset " "Found entity 1: tx_reset" {  } { { "tx_reset.vhd" "" { Text "/home/tomas/trx/nios/tx_reset.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reset/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_reset) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reset)" {  } { { "tx_reset/altera_xcvr_functions.sv" "" { Text "/home/tomas/trx/nios/tx_reset/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_reset/alt_xcvr_resync.sv" "" { Text "/home/tomas/trx/nios/tx_reset/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "" { Text "/home/tomas/trx/nios/tx_reset/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "tx_reset/alt_xcvr_reset_counter.sv" "" { Text "/home/tomas/trx/nios/tx_reset/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_reconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_reconfig-rtl " "Found design unit 1: tx_reconfig-rtl" {  } { { "tx_reconfig.vhd" "" { Text "/home/tomas/trx/nios/tx_reconfig.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830855 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_reconfig " "Found entity 1: tx_reconfig" {  } { { "tx_reconfig.vhd" "" { Text "/home/tomas/trx/nios/tx_reconfig.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_reconfig) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/altera_xcvr_functions.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (tx_reconfig) " "Found design unit 1: av_xcvr_h (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/av_xcvr_h.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_reconfig/alt_xcvr_resync.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (tx_reconfig) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/alt_xcvr_reconfig_h.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "tx_reconfig/alt_xreconf_cif.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "tx_reconfig/alt_xreconf_uif.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "tx_reconfig/alt_xreconf_basic_acq.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "tx_reconfig/alt_xreconf_analog_rmw_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "tx_reconfig/alt_xreconf_analog_ctrlsm.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "tx_reconfig/alt_xcvr_reconfig_eyemon.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "tx_reconfig/alt_xcvr_reconfig_dfe.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "tx_reconfig/alt_xcvr_reconfig_adce.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "tx_reconfig/alt_xcvr_reconfig_mif.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "tx_reconfig/av_xcvr_reconfig_mif.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "tx_reconfig/alt_xcvr_reconfig_pll.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "tx_reconfig/av_xcvr_reconfig_pll.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "tx_reconfig/alt_xcvr_reconfig_soc.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "tx_reconfig/alt_xcvr_reconfig_direct.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "tx_reconfig/alt_arbiter_acq.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "tx_reconfig/alt_xcvr_reconfig_basic.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "tx_reconfig/av_xrbasic_l2p_addr.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "tx_reconfig/av_xrbasic_l2p_ch.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "tx_reconfig/alt_xcvr_arbiter.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "tx_reconfig/alt_xcvr_m2s.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "tx_reconfig/altera_wait_generate.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830897 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830897 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "tx_reconfig/sv_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "tx_reconfig/av_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830898 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451676830898 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451676830899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830905 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830905 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tx_reconfig/altera_reset_controller.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tx_reconfig/altera_reset_synchronizer.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "tx_reconfig/altera_merlin_master_translator.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "tx_reconfig/altera_merlin_slave_translator.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "tx_reconfig/altera_merlin_master_agent.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "tx_reconfig/altera_merlin_slave_agent.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "tx_reconfig/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tx_reconfig/altera_avalon_sc_fifo.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676830921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676830921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830921 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676830922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676830922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830922 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676830923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676830923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830924 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676830924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676830924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830925 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "tx_reconfig/altera_merlin_arbitrator.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830927 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "tx_reconfig/altera_merlin_arbitrator.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tx_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_lib " "Found design unit 1: tx_lib" {  } { { "tx_lib.vhd" "" { Text "/home/tomas/trx/nios/tx_lib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830932 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tx_lib-body " "Found design unit 2: tx_lib-body" {  } { { "tx_lib.vhd" "" { Text "/home/tomas/trx/nios/tx_lib.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "db/ip/system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830941 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830941 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830941 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830941 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830941 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830941 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/system/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830952 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830952 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830966 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830966 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "db/ip/system/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830973 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830978 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/system/submodules/sequencer_reg_file.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/system/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/system/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/system/submodules/sequencer_scc_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/system/submodules/sequencer_scc_reg_file.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/system/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/system/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/system/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/system/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676830997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676830997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_avalon_st_adapter " "Found entity 1: system_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_avalon_st_adapter.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu " "Found entity 1: system_cpu" {  } { { "db/ip/system/submodules/system_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/system/submodules/system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_ic_data_module " "Found entity 1: system_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_cpu_cpu_ic_tag_module " "Found entity 2: system_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_cpu_cpu_register_bank_a_module " "Found entity 3: system_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_cpu_cpu_register_bank_b_module " "Found entity 4: system_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_cpu_cpu_nios2_oci_debug " "Found entity 5: system_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_cpu_cpu_nios2_oci_break " "Found entity 6: system_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_cpu_cpu_nios2_oci_xbrk " "Found entity 7: system_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_cpu_cpu_nios2_oci_dbrk " "Found entity 8: system_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_cpu_cpu_nios2_oci_itrace " "Found entity 9: system_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_cpu_cpu_nios2_oci_td_mode " "Found entity 10: system_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_cpu_cpu_nios2_oci_dtrace " "Found entity 11: system_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1602 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 12: system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1683 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 13: system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 14: system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_cpu_cpu_nios2_oci_fifo " "Found entity 15: system_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_cpu_cpu_nios2_oci_pib " "Found entity 16: system_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_cpu_cpu_nios2_oci_im " "Found entity 17: system_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_cpu_cpu_nios2_performance_monitors " "Found entity 18: system_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_cpu_cpu_nios2_avalon_reg " "Found entity 19: system_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_cpu_cpu_ociram_sp_ram_module " "Found entity 20: system_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_cpu_cpu_nios2_ocimem " "Found entity 21: system_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_cpu_cpu_nios2_oci " "Found entity 22: system_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_cpu_cpu " "Found entity 23: system_cpu_cpu" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_tck " "Found entity 1: system_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_mult_cell " "Found entity 1: system_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_cpu_cpu_mult_cell.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_test_bench " "Found entity 1: system_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_cpu_cpu_test_bench.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "db/ip/system/submodules/system_irq_mapper.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_sim_scfifo_w " "Found entity 1: system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831704 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_scfifo_w " "Found entity 2: system_jtag_uart_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831704 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_sim_scfifo_r " "Found entity 3: system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831704 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_scfifo_r " "Found entity 4: system_jtag_uart_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831704 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart " "Found entity 5: system_jtag_uart" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_led_pio " "Found entity 1: system_led_pio" {  } { { "db/ip/system/submodules/system_led_pio.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0 " "Found entity 1: system_mem_if_lpddr2_emif_0" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_dmaster " "Found entity 1: system_mem_if_lpddr2_emif_0_dmaster" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter " "Found entity 1: system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter " "Found entity 1: system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_dmaster_timing_adt " "Found entity 1: system_mem_if_lpddr2_emif_0_dmaster_timing_adt" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_mm_interconnect_1 " "Found entity 1: system_mem_if_lpddr2_emif_0_mm_interconnect_1" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_mm_interconnect_1.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0 " "Found entity 1: system_mem_if_lpddr2_emif_0_p0" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_acv_ldc " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_acv_ldc" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_ldc.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_altdqdqs " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_altdqdqs" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_altdqdqs.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_clock_pair_generator " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_clock_pair_generator" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_generic_ddio " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_generic_ddio" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_generic_ddio.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_iss_probe " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_iss_probe" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_iss_probe.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_phy_csr " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_phy_csr" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_phy_csr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_reset " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_reset" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_p0_reset_sync " "Found entity 1: system_mem_if_lpddr2_emif_0_p0_reset_sync" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset_sync.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_pll0 " "Found entity 1: system_mem_if_lpddr2_emif_0_pll0" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_irq_mapper " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_irq_mapper" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831778 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831780 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831781 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831782 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831784 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831785 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831787 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831788 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831790 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010_default_decode " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831791 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010 " "Found entity 2: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: system_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831817 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831819 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831820 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831822 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831823 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_005 " "Found entity 2: system_mm_interconnect_0_router_005" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831825 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_006 " "Found entity 2: system_mm_interconnect_0_router_006" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451676831825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_009_default_decode " "Found entity 1: system_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831826 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_009 " "Found entity 2: system_mm_interconnect_0_router_009" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: system_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_onchip_mem " "Found entity 1: system_onchip_mem" {  } { { "db/ip/system/submodules/system_onchip_mem.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sgdma_0.v 13 13 " "Found 13 design units, including 13 entities, in source file db/ip/system/submodules/system_sgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_system_sgdma_0 " "Found entity 1: control_status_slave_which_resides_within_system_sgdma_0" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_system_sgdma_0 " "Found entity 3: descriptor_read_which_resides_within_system_sgdma_0" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_system_sgdma_0 " "Found entity 4: descriptor_write_which_resides_within_system_sgdma_0" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_sgdma_0_chain " "Found entity 5: system_sgdma_0_chain" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_sgdma_0_command_grabber " "Found entity 6: system_sgdma_0_command_grabber" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_sgdma_0_m_read " "Found entity 7: system_sgdma_0_m_read" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_sgdma_0_m_readfifo_m_readfifo " "Found entity 8: system_sgdma_0_m_readfifo_m_readfifo" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_sgdma_0_m_readfifo " "Found entity 9: system_sgdma_0_m_readfifo" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_sgdma_0_command_fifo " "Found entity 10: system_sgdma_0_command_fifo" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1781 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_sgdma_0_desc_address_fifo " "Found entity 11: system_sgdma_0_desc_address_fifo" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_sgdma_0_status_token_fifo " "Found entity 12: system_sgdma_0_status_token_fifo" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_sgdma_0 " "Found entity 13: system_sgdma_0" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sys_clk_timer " "Found entity 1: system_sys_clk_timer" {  } { { "db/ip/system/submodules/system_sys_clk_timer.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sysid " "Found entity 1: system_sysid" {  } { { "db/ip/system/submodules/system_sysid.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_uart_tx " "Found entity 1: system_uart_tx" {  } { { "db/ip/system/submodules/system_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831849 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_uart_rx_stimulus_source " "Found entity 2: system_uart_rx_stimulus_source" {  } { { "db/ip/system/submodules/system_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831849 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_uart_rx " "Found entity 3: system_uart_rx" {  } { { "db/ip/system/submodules/system_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831849 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_uart_regs " "Found entity 4: system_uart_regs" {  } { { "db/ip/system/submodules/system_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831849 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_uart " "Found entity 5: system_uart" {  } { { "db/ip/system/submodules/system_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system/submodules/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-structure " "Found design unit 1: tx-structure" {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831850 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/tx_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/system/submodules/tx_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_lib (system) " "Found design unit 1: tx_lib (system)" {  } { { "db/ip/system/submodules/tx_lib.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx_lib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tx_lib-body " "Found design unit 2: tx_lib-body" {  } { { "db/ip/system/submodules/tx_lib.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx_lib.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system/system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-rtl " "Found design unit 1: system-rtl" {  } { { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831853 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system/system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_rst_controller-rtl " "Found design unit 1: system_rst_controller-rtl" {  } { { "db/ip/system/system_rst_controller.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831854 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_rst_controller " "Found entity 1: system_rst_controller" {  } { { "db/ip/system/system_rst_controller.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system/system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_rst_controller_001-rtl " "Found design unit 1: system_rst_controller_001-rtl" {  } { { "db/ip/system/system_rst_controller_001.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831855 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_rst_controller_001 " "Found entity 1: system_rst_controller_001" {  } { { "db/ip/system/system_rst_controller_001.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676831855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676831855 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sgdma_0.v(1453) " "Verilog HDL or VHDL warning at system_sgdma_0.v(1453): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1453 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1451676832104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G " "Elaborating entity \"C5G\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1451676832320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_local_cal_fail C5G.vhd(80) " "Verilog HDL or VHDL warning at C5G.vhd(80): object \"status_local_cal_fail\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676832321 "|C5G"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DDR2LP_CKE\[1\] C5G.vhd(30) " "Using initial value X (don't care) for net \"DDR2LP_CKE\[1\]\" at C5G.vhd(30)" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676832322 "|C5G"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DDR2LP_CS_n\[1\] C5G.vhd(31) " "Using initial value X (don't care) for net \"DDR2LP_CS_n\[1\]\" at C5G.vhd(31)" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676832323 "|C5G"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "C5G.vhd" "u0" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu system:u0\|system_cpu:cpu " "Elaborating entity \"system_cpu\" for hierarchy \"system:u0\|system_cpu:cpu\"" {  } { { "db/ip/system/system.vhd" "cpu" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu " "Elaborating entity \"system_cpu_cpu\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_cpu.v" "cpu" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_test_bench system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_test_bench:the_system_cpu_cpu_test_bench " "Elaborating entity \"system_cpu_cpu_test_bench\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_test_bench:the_system_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_test_bench" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 5554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_ic_data_module system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data " "Elaborating entity \"system_cpu_cpu_ic_data_module\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_cpu_cpu_ic_data" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 6556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_altsyncram" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_ekj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676832878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676832878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_ic_tag_module system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag " "Elaborating entity \"system_cpu_cpu_ic_tag_module\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_cpu_cpu_ic_tag" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 6622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_altsyncram" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdj1 " "Found entity 1: altsyncram_tdj1" {  } { { "db/altsyncram_tdj1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_tdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676832978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676832978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdj1 system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tdj1:auto_generated " "Elaborating entity \"altsyncram_tdj1\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676832982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_register_bank_a_module system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a " "Elaborating entity \"system_cpu_cpu_register_bank_a_module\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_cpu_cpu_register_bank_a" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 7644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_altsyncram" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676833073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676833073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_register_bank_b_module system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b " "Elaborating entity \"system_cpu_cpu_register_bank_b_module\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_cpu_cpu_register_bank_b" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 7662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_mult_cell system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell " "Elaborating entity \"system_cpu_cpu_mult_cell\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_mult_cell" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 8247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system/submodules/system_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/tomas/trx/nios/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676833186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676833186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/tomas/trx/nios/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676833781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci " "Elaborating entity \"system_cpu_cpu_nios2_oci\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 8655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_debug system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_debug" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_break system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_cpu_cpu_nios2_oci_break\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_break" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_xbrk system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_xbrk" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_dbrk system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_dbrk" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_itrace system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_itrace:the_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_itrace:the_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_itrace" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_dtrace system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_dtrace" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_td_mode system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace\|system_cpu_cpu_nios2_oci_td_mode:system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace\|system_cpu_cpu_nios2_oci_td_mode:system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_fifo system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_compute_input_tm_cnt system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_fifo_wrptr_inc system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_fifo_cnt_inc system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 1978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_pib system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_pib:the_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_pib:the_system_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_pib" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_im system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_cpu_cpu_nios2_oci_im\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_im" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_avalon_reg system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_avalon_reg" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_ocimem system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_cpu_cpu_nios2_ocimem\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_ocimem" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_ociram_sp_ram_module system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_cpu_cpu_ociram_sp_ram" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_altsyncram" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676834999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676835050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676835050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_debug_slave_wrapper system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_debug_slave_wrapper" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_debug_slave_tck system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_cpu_cpu_debug_slave_tck\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "the_system_cpu_cpu_debug_slave_tck" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_debug_slave_sysclk system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "the_system_cpu_cpu_debug_slave_sysclk" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "system_cpu_cpu_debug_slave_phy" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart system:u0\|system_jtag_uart:jtag_uart " "Elaborating entity \"system_jtag_uart\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\"" {  } { { "db/ip/system/system.vhd" "jtag_uart" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_scfifo_w system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w " "Elaborating entity \"system_jtag_uart_scfifo_w\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "the_system_jtag_uart_scfifo_w" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "wfifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835447 ""}  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676835447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676835483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676835483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676835492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676835492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/tomas/trx/nios/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/tomas/trx/nios/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676835501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676835501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/tomas/trx/nios/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676835542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676835542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/tomas/trx/nios/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676835587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676835587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/tomas/trx/nios/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676835631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676835631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/tomas/trx/nios/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_scfifo_r system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r " "Elaborating entity \"system_jtag_uart_scfifo_r\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "the_system_jtag_uart_scfifo_r" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "system_jtag_uart_alt_jtag_atlantic" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676835896 ""}  } { { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676835896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"system:u0\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/system/submodules/system_jtag_uart.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_led_pio system:u0\|system_led_pio:led_pio " "Elaborating entity \"system_led_pio\" for hierarchy \"system:u0\|system_led_pio:led_pio\"" {  } { { "db/ip/system/system.vhd" "led_pio" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0 " "Elaborating entity \"system_mem_if_lpddr2_emif_0\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\"" {  } { { "db/ip/system/system.vhd" "mem_if_lpddr2_emif_0" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_pll0 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_pll0\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "pll0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676835990 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models system_mem_if_lpddr2_emif_0_pll0.sv(159) " "Verilog HDL Display System Task info at system_mem_if_lpddr2_emif_0_pll0.sv(159): Using Regular pll emif simulation models" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" 159 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676835992 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "p0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836004 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models system_mem_if_lpddr2_emif_0_p0.sv(391) " "Verilog HDL Display System Task info at system_mem_if_lpddr2_emif_0_p0.sv(391): Using Regular core emif simulation models" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676836006 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sv" "umemphy" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676836047 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676836048 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_reset system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_reset\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" "ureset" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_reset_sync system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_afi_clk" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_reset_sync system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_reset_sync system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_reset_sync system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_reset:ureset\|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_avl_clk" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_acv_ldc system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_acv_ldc\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836179 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1451676836187 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1451676836187 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1451676836187 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1451676836187 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_acv_ldc system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_acv_ldc\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_generic_ddio system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_generic_ddio:uaddress_pad " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_generic_ddio\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_generic_ddio system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_generic_ddio:ubank_pad " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_generic_ddio\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_generic_ddio system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_generic_ddio:ucmd_pad " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_generic_ddio\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_generic_ddio system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_generic_ddio\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836337 ""}  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676836337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/tomas/trx/nios/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676836372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676836372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_clock_pair_generator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_clock_pair_generator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|system_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_p0_altdqdqs system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"system_mem_if_lpddr2_emif_0_p0_altdqdqs\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0:p0\|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy\|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads\|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "s0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "sequencer_rst" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "cpu_inst" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836737 ""}  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676836737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676836780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676836780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "db/ip/system/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/system/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/system/submodules/sequencer_scc_reg_file.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676836994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676836994 ""}  } { { "db/ip/system/submodules/sequencer_scc_reg_file.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676836994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/tomas/trx/nios/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676837034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676837034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/tomas/trx/nios/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676837094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676837094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/tomas/trx/nios/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/tomas/trx/nios/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676837135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676837135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/tomas/trx/nios/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "db/ip/system/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "db/ip/system/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "sequencer_reg_file_inst" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/system/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/system/submodules/sequencer_reg_file.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837183 ""}  } { { "db/ip/system/submodules/sequencer_reg_file.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676837183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676837224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676837224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "trk_mm_bridge" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "hphy_bridge" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "sequencer_trk_mgr_inst" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837276 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837276 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837276 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837277 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837277 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837277 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837278 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837278 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837279 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837279 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837280 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837280 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837280 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837280 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837281 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837281 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837281 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837281 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837281 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837282 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837282 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837282 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837282 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/system/submodules/sequencer_trk_mgr.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676837283 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "sequencer_mem" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"system_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676837488 ""}  } { { "db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676837488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8l1 " "Found entity 1: altsyncram_r8l1" {  } { { "db/altsyncram_r8l1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_r8l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676837532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676837532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8l1 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_r8l1:auto_generated " "Elaborating entity \"altsyncram_r8l1\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_r8l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "seq_bridge" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "mm_interconnect_0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676837792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_004" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_005" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_007" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_008" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_009" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_010" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010_default_decode system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010:router_010\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010_default_decode\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010:router_010\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_003" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_s0_irq_mapper system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"system_mem_if_lpddr2_emif_0_s0_irq_mapper\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|system_mem_if_lpddr2_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" "irq_mapper" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_s0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_dmaster system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster " "Elaborating entity \"system_mem_if_lpddr2_emif_0_dmaster\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "dmaster" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838812 ""}  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676838812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838846 ""}  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676838846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676838907 ""}  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676838907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_dmaster_timing_adt system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|system_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"system_mem_if_lpddr2_emif_0_dmaster_timing_adt\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|system_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "timing_adt" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready system_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at system_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676838954 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|system_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "b2p" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "p2b" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "transacto" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676838994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "b2p_adapter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676839042 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676839042 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|system_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|system_mem_if_lpddr2_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "p2b_adapter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" "rst_controller" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "c0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676839097 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676839097 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676839097 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676839097 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676839097 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676839097 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "oct0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "dll0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mem_if_lpddr2_emif_0_mm_interconnect_1 system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_mem_if_lpddr2_emif_0_mm_interconnect_1\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "mm_interconnect_1" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_mm_interconnect_1.v" "dmaster_master_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_onchip_mem system:u0\|system_onchip_mem:onchip_mem " "Elaborating entity \"system_onchip_mem\" for hierarchy \"system:u0\|system_onchip_mem:onchip_mem\"" {  } { { "db/ip/system/system.vhd" "onchip_mem" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_onchip_mem.v" "the_altsyncram" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_onchip_mem.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_onchip_mem.hex " "Parameter \"init_file\" = \"system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676839551 ""}  } { { "db/ip/system/submodules/system_onchip_mem.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676839551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vli1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vli1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vli1 " "Found entity 1: altsyncram_vli1" {  } { { "db/altsyncram_vli1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_vli1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676839594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676839594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vli1 system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vli1:auto_generated " "Elaborating entity \"altsyncram_vli1\" for hierarchy \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vli1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0 system:u0\|system_sgdma_0:sgdma_0 " "Elaborating entity \"system_sgdma_0\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\"" {  } { { "db/ip/system/system.vhd" "sgdma_0" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0_chain system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain " "Elaborating entity \"system_sgdma_0_chain\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_system_sgdma_0_chain" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_system_sgdma_0 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0 " "Elaborating entity \"control_status_slave_which_resides_within_system_sgdma_0\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_control_status_slave_which_resides_within_system_sgdma_0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_system_sgdma_0 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0 " "Elaborating entity \"descriptor_read_which_resides_within_system_sgdma_0\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_descriptor_read_which_resides_within_system_sgdma_0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676839907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840068 ""}  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676840068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjc " "Found entity 1: mux_vjc" {  } { { "db/mux_vjc.tdf" "" { Text "/home/tomas/trx/nios/db/mux_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjc system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_vjc:auto_generated " "Elaborating entity \"mux_vjc\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_vjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i3f " "Found entity 1: cntr_i3f" {  } { { "db/cntr_i3f.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_i3f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i3f system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_i3f:auto_generated " "Elaborating entity \"cntr_i3f\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_i3f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o7g " "Found entity 1: cmpr_o7g" {  } { { "db/cmpr_o7g.tdf" "" { Text "/home/tomas/trx/nios/db/cmpr_o7g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o7g system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_o7g:auto_generated " "Elaborating entity \"cmpr_o7g\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_o7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_system_sgdma_0 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_write_which_resides_within_system_sgdma_0:the_descriptor_write_which_resides_within_system_sgdma_0 " "Elaborating entity \"descriptor_write_which_resides_within_system_sgdma_0\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_write_which_resides_within_system_sgdma_0:the_descriptor_write_which_resides_within_system_sgdma_0\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_descriptor_write_which_resides_within_system_sgdma_0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0_command_grabber system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_grabber:the_system_sgdma_0_command_grabber " "Elaborating entity \"system_sgdma_0_command_grabber\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_grabber:the_system_sgdma_0_command_grabber\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_system_sgdma_0_command_grabber" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0_m_read system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_read:the_system_sgdma_0_m_read " "Elaborating entity \"system_sgdma_0_m_read\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_read:the_system_sgdma_0_m_read\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_system_sgdma_0_m_read" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840392 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "system_sgdma_0.v(1454) " "Verilog HDL Case Statement information at system_sgdma_0.v(1454): all case item expressions in this case statement are onehot" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1454 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1451676840396 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0_m_readfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo " "Elaborating entity \"system_sgdma_0_m_readfifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_system_sgdma_0_m_readfifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0_m_readfifo_m_readfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo " "Elaborating entity \"system_sgdma_0_m_readfifo_m_readfifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_system_sgdma_0_m_readfifo_m_readfifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "system_sgdma_0_m_readfifo_m_readfifo_m_readfifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1602 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676840579 ""}  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1602 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676840579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s0a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s0a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s0a1 " "Found entity 1: scfifo_s0a1" {  } { { "db/scfifo_s0a1.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_s0a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s0a1 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated " "Elaborating entity \"scfifo_s0a1\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_37a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_37a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_37a1 " "Found entity 1: a_dpfifo_37a1" {  } { { "db/a_dpfifo_37a1.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_37a1 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo " "Elaborating entity \"a_dpfifo_37a1\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\"" {  } { { "db/scfifo_s0a1.tdf" "dpfifo" { Text "/home/tomas/trx/nios/db/scfifo_s0a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9kn1 " "Found entity 1: altsyncram_9kn1" {  } { { "db/altsyncram_9kn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_9kn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9kn1 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|altsyncram_9kn1:FIFOram " "Elaborating entity \"altsyncram_9kn1\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|altsyncram_9kn1:FIFOram\"" {  } { { "db/a_dpfifo_37a1.tdf" "FIFOram" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "/home/tomas/trx/nios/db/cmpr_7l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_37a1.tdf" "almost_full_comparer" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cmpr_7l8:two_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cmpr_7l8:two_comparison\"" {  } { { "db/a_dpfifo_37a1.tdf" "two_comparison" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_kgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cntr_kgb:rd_ptr_msb " "Elaborating entity \"cntr_kgb\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cntr_kgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_37a1.tdf" "rd_ptr_msb" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_1h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cntr_1h7:usedw_counter " "Elaborating entity \"cntr_1h7\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cntr_1h7:usedw_counter\"" {  } { { "db/a_dpfifo_37a1.tdf" "usedw_counter" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676840850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676840850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cntr_lgb:wr_ptr " "Elaborating entity \"cntr_lgb\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|cntr_lgb:wr_ptr\"" {  } { { "db/a_dpfifo_37a1.tdf" "wr_ptr" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0_command_fifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo " "Elaborating entity \"system_sgdma_0_command_fifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_system_sgdma_0_command_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676840863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "system_sgdma_0_command_fifo_command_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo " "Instantiated megafunction \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841020 ""}  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676841020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_mc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mc91 " "Found entity 1: scfifo_mc91" {  } { { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mc91 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated " "Elaborating entity \"scfifo_mc91\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ti91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ti91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ti91 " "Found entity 1: a_dpfifo_ti91" {  } { { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ti91 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo " "Elaborating entity \"a_dpfifo_ti91\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\"" {  } { { "db/scfifo_mc91.tdf" "dpfifo" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgn1 " "Found entity 1: altsyncram_dgn1" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgn1 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram " "Elaborating entity \"altsyncram_dgn1\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\"" {  } { { "db/a_dpfifo_ti91.tdf" "FIFOram" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0l8 " "Found entity 1: cmpr_0l8" {  } { { "db/cmpr_0l8.tdf" "" { Text "/home/tomas/trx/nios/db/cmpr_0l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0l8 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cmpr_0l8:almost_full_comparer " "Elaborating entity \"cmpr_0l8\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cmpr_0l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ti91.tdf" "almost_full_comparer" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qg7 " "Found entity 1: cntr_qg7" {  } { { "db/cntr_qg7.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_qg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qg7 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_qg7:usedw_counter " "Elaborating entity \"cntr_qg7\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_qg7:usedw_counter\"" {  } { { "db/a_dpfifo_ti91.tdf" "usedw_counter" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_egb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_egb:wr_ptr " "Elaborating entity \"cntr_egb\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_egb:wr_ptr\"" {  } { { "db/a_dpfifo_ti91.tdf" "wr_ptr" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0_desc_address_fifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo " "Elaborating entity \"system_sgdma_0_desc_address_fifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_system_sgdma_0_desc_address_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "system_sgdma_0_desc_address_fifo_desc_address_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1880 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841480 ""}  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1880 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676841480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841485 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1880 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1880 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1880 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "/home/tomas/trx/nios/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo\|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sgdma_0_status_token_fifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo " "Elaborating entity \"system_sgdma_0_status_token_fifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "the_system_sgdma_0_status_token_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "system_sgdma_0_status_token_fifo_status_token_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1942 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo " "Instantiated megafunction \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676841759 ""}  } { { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1942 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676841759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7b91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7b91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7b91 " "Found entity 1: scfifo_7b91" {  } { { "db/scfifo_7b91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_7b91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7b91 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated " "Elaborating entity \"scfifo_7b91\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_eh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_eh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_eh91 " "Found entity 1: a_dpfifo_eh91" {  } { { "db/a_dpfifo_eh91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_eh91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_eh91 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo " "Elaborating entity \"a_dpfifo_eh91\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\"" {  } { { "db/scfifo_7b91.tdf" "dpfifo" { Text "/home/tomas/trx/nios/db/scfifo_7b91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdn1 " "Found entity 1: altsyncram_fdn1" {  } { { "db/altsyncram_fdn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_fdn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676841852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676841852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdn1 system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\|altsyncram_fdn1:FIFOram " "Elaborating entity \"altsyncram_fdn1\" for hierarchy \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo\|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\|altsyncram_fdn1:FIFOram\"" {  } { { "db/a_dpfifo_eh91.tdf" "FIFOram" { Text "/home/tomas/trx/nios/db/a_dpfifo_eh91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sys_clk_timer system:u0\|system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"system_sys_clk_timer\" for hierarchy \"system:u0\|system_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/system/system.vhd" "sys_clk_timer" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sysid system:u0\|system_sysid:sysid " "Elaborating entity \"system_sysid\" for hierarchy \"system:u0\|system_sysid:sysid\"" {  } { { "db/ip/system/system.vhd" "sysid" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx system:u0\|tx:tx_0 " "Elaborating entity \"tx\" for hierarchy \"system:u0\|tx:tx_0\"" {  } { { "db/ip/system/system.vhd" "tx_0" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_std_clkout tx.vhd(80) " "Verilog HDL or VHDL warning at tx.vhd(80): object \"tx_std_clkout\" assigned a value but never read" {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676841905 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_busy tx.vhd(82) " "Verilog HDL or VHDL warning at tx.vhd(82): object \"reconfig_busy\" assigned a value but never read" {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676841905 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reconfig_mgmt_address tx.vhd(83) " "VHDL Signal Declaration warning at tx.vhd(83): used implicit default value for signal \"reconfig_mgmt_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451676841906 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reconfig_mgmt_read tx.vhd(84) " "VHDL Signal Declaration warning at tx.vhd(84): used implicit default value for signal \"reconfig_mgmt_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451676841906 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_mgmt_readdata tx.vhd(85) " "Verilog HDL or VHDL warning at tx.vhd(85): object \"reconfig_mgmt_readdata\" assigned a value but never read" {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676841906 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_mgmt_waitrequest tx.vhd(86) " "Verilog HDL or VHDL warning at tx.vhd(86): object \"reconfig_mgmt_waitrequest\" assigned a value but never read" {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676841906 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reconfig_mgmt_write tx.vhd(87) " "VHDL Signal Declaration warning at tx.vhd(87): used implicit default value for signal \"reconfig_mgmt_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451676841906 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reconfig_mgmt_writedata tx.vhd(88) " "VHDL Signal Declaration warning at tx.vhd(88): used implicit default value for signal \"reconfig_mgmt_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451676841906 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked tx.vhd(89) " "Verilog HDL or VHDL warning at tx.vhd(89): object \"pll_locked\" assigned a value but never read" {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676841906 "|C5G|system:u0|tx:tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid tx.vhd(106) " "VHDL Process Statement warning at tx.vhd(106): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/system/submodules/tx.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1451676841906 "|C5G|system:u0|tx:tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_native system:u0\|tx:tx_0\|tx_native:tx_native_inst0 " "Elaborating entity \"tx_native\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\"" {  } { { "db/ip/system/submodules/tx.vhd" "tx_native_inst0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_native_av system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst " "Elaborating entity \"altera_xcvr_native_av\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\"" {  } { { "tx_native.vhd" "tx_native_inst" { Text "/home/tomas/trx/nios/tx_native.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676841933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_xcvr_functions.sv(220) " "Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4)" {  } { { "tx_native/altera_xcvr_functions.sv" "" { Text "/home/tomas/trx/nios/tx_native/altera_xcvr_functions.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676842195 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls" { Text "/home/tomas/trx/nios/tx_native/altera_xcvr_native_av.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676842805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "tx_native/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676844987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "tx_native/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676844993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "tx_native/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676845000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst" { Text "/home/tomas/trx/nios/tx_native/altera_xcvr_native_av.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676845004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_pma" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676845246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "tx_native/av_pma.sv" "av_tx_pma" { Text "/home/tomas/trx/nios/tx_native/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676845465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "tx_native/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "/home/tomas/trx/nios/tx_native/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676846207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_pcs" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676846401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "tx_native/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "/home/tomas/trx/nios/tx_native/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676846453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "/home/tomas/trx/nios/tx_native/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676846532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "/home/tomas/trx/nios/tx_native/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676846708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "/home/tomas/trx/nios/tx_native/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676847824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "tx_native/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "/home/tomas/trx/nios/tx_native/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "av_reconfig_bundle_merger_inst" { Text "/home/tomas/trx/nios/tx_native/altera_xcvr_native_av.sv" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_reconfig system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0 " "Elaborating entity \"tx_reconfig\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\"" {  } { { "db/ip/system/submodules/tx.vhd" "tx_reconfig_inst0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\"" {  } { { "tx_reconfig.vhd" "tx_reconfig_inst" { Text "/home/tomas/trx/nios/tx_reconfig.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_arbiter:arbiter\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "arbiter" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676848677 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676848678 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451676848678 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676848717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 2 " "Parameter \"channel_address_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676848717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676848717 ""}  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676848717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal_av.v" "pd0_det" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } } { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_av system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv " "Elaborating entity \"alt_xcvr_reconfig_analog_av\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog.sv" "reconfig_analog_cv" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_analog.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_uif" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl_av system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl_av\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_analog_datactrl" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_analog_ctrlsm" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw_av system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw_av\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm\"" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_rmw_sm" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_cif" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "tx_reconfig/alt_xreconf_cif.sv" "inst_basic_acq" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "cal_seq" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "basic" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_basic.sv" "a5" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "lif_csr" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "l2pch" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848938 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451676848951 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451676848951 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451676848951 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "l2paddr" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "/home/tomas/trx/nios/tx_reconfig/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "bundle" { Text "/home/tomas/trx/nios/tx_reconfig/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_reset system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0 " "Elaborating entity \"tx_reset\" for hierarchy \"system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\"" {  } { { "db/ip/system/submodules/tx.vhd" "tx_reset_inst0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/tx.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\"" {  } { { "tx_reset.vhd" "tx_reset_inst" { Text "/home/tomas/trx/nios/tx_reset.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676848984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_reset_sync.alt_xcvr_resync_reset" { Text "/home/tomas/trx/nios/tx_reset/altera_xcvr_reset_control.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "/home/tomas/trx/nios/tx_reset/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "/home/tomas/trx/nios/tx_reset/altera_xcvr_reset_control.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "/home/tomas/trx/nios/tx_reset/altera_xcvr_reset_control.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"system:u0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "/home/tomas/trx/nios/tx_reset/altera_xcvr_reset_control.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_uart system:u0\|system_uart:uart " "Elaborating entity \"system_uart\" for hierarchy \"system:u0\|system_uart:uart\"" {  } { { "db/ip/system/system.vhd" "uart" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_uart_tx system:u0\|system_uart:uart\|system_uart_tx:the_system_uart_tx " "Elaborating entity \"system_uart_tx\" for hierarchy \"system:u0\|system_uart:uart\|system_uart_tx:the_system_uart_tx\"" {  } { { "db/ip/system/submodules/system_uart.v" "the_system_uart_tx" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_uart_rx system:u0\|system_uart:uart\|system_uart_rx:the_system_uart_rx " "Elaborating entity \"system_uart_rx\" for hierarchy \"system:u0\|system_uart:uart\|system_uart_rx:the_system_uart_rx\"" {  } { { "db/ip/system/submodules/system_uart.v" "the_system_uart_rx" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_uart_rx_stimulus_source system:u0\|system_uart:uart\|system_uart_rx:the_system_uart_rx\|system_uart_rx_stimulus_source:the_system_uart_rx_stimulus_source " "Elaborating entity \"system_uart_rx_stimulus_source\" for hierarchy \"system:u0\|system_uart:uart\|system_uart_rx:the_system_uart_rx\|system_uart_rx_stimulus_source:the_system_uart_rx_stimulus_source\"" {  } { { "db/ip/system/submodules/system_uart.v" "the_system_uart_rx_stimulus_source" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_uart_regs system:u0\|system_uart:uart\|system_uart_regs:the_system_uart_regs " "Elaborating entity \"system_uart_regs\" for hierarchy \"system:u0\|system_uart:uart\|system_uart_regs:the_system_uart_regs\"" {  } { { "db/ip/system/submodules/system_uart.v" "the_system_uart_regs" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.vhd" "mm_interconnect_0" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_descriptor_read_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_descriptor_write_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_m_read_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_m_read_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_lpddr2_emif_0_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_lpddr2_emif_0_avl_0_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_0_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_0_csr_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_csr_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "uart_s1_translator" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_descriptor_read_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_descriptor_write_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_m_read_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_0_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_0_agent" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676849901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 2539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 3717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 3733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_004" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"system_mm_interconnect_0_router_005\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_005" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_mm_interconnect_0_router_006\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_006" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_009 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"system_mm_interconnect_0_router_009\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_009" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 3861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_009_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_009:router_009\|system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_009:router_009\|system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_004 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_004 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676850997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_m_read_rsp_width_adapter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sgdma_0_m_read_cmd_width_adapter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451676851066 "|C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 4785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0.v" 5120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:u0\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:u0\|system_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/system.vhd" "irq_mapper" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser system:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/system/system.vhd" "irq_synchronizer" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676851256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676851256 ""}  } { { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676851256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_avalon_st_adapter system:u0\|system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_avalon_st_adapter\" for hierarchy \"system:u0\|system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/system.vhd" "avalon_st_adapter" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_avalon_st_adapter_error_adapter_0 system:u0\|system_avalon_st_adapter:avalon_st_adapter\|system_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u0\|system_avalon_st_adapter:avalon_st_adapter\|system_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rst_controller system:u0\|system_rst_controller:rst_controller " "Elaborating entity \"system_rst_controller\" for hierarchy \"system:u0\|system_rst_controller:rst_controller\"" {  } { { "db/ip/system/system.vhd" "rst_controller" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/system_rst_controller.vhd" "rst_controller" { Text "/home/tomas/trx/nios/db/ip/system/system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rst_controller_001 system:u0\|system_rst_controller_001:rst_controller_001 " "Elaborating entity \"system_rst_controller_001\" for hierarchy \"system:u0\|system_rst_controller_001:rst_controller_001\"" {  } { { "db/ip/system/system.vhd" "rst_controller_001" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676851288 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/system/system_rst_controller_001.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451676851289 "|C5G|system:u0|system_rst_controller_001:rst_controller_001"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_itrace" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.v" 3102 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1451676856869 "|C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_itrace:the_system_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1451676858047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.01.01.20:34:22 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl " "2016.01.01.20:34:22 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676862016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676863798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676864005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676864691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676864727 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676864773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676864844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676864846 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676864846 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1451676865528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd5822a23/alt_sld_fab.v" "" { Text "/home/tomas/trx/nios/db/ip/sldd5822a23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676865722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676865722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tomas/trx/nios/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676865797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676865797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tomas/trx/nios/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676865799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676865799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tomas/trx/nios/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676865824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676865824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tomas/trx/nios/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676865880 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tomas/trx/nios/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676865880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676865880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tomas/trx/nios/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676865916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676865916 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1064 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1096 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1128 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1160 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1192 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1224 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1256 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1288 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1320 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1352 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1384 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1416 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1448 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1480 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1512 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1544 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1576 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1608 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1640 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1672 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1704 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1736 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1768 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1800 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1832 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1864 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1896 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1928 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1960 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1992 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2024 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2056 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[80\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2600 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[81\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2632 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[82\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2664 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[83\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2696 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[84\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2728 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[85\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2760 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[86\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2792 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[87\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2824 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[88\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2856 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[89\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2888 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[90\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2920 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[91\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2952 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[92\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 2984 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[93\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3016 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3048 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3080 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[99\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3208 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[100\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3240 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[101\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3272 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[102\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3304 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[103\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3336 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|altsyncram_9kn1:FIFOram\|q_b\[8\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|altsyncram_9kn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_9kn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_9kn1.tdf" 296 2 0 } } { "db/a_dpfifo_37a1.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 47 2 0 } } { "db/scfifo_s0a1.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_s0a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1602 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1694 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2197 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|altsyncram_9kn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|altsyncram_9kn1:FIFOram\|q_b\[9\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo\|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_s0a1:auto_generated\|a_dpfifo_37a1:dpfifo\|altsyncram_9kn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_9kn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_9kn1.tdf" 328 2 0 } } { "db/a_dpfifo_37a1.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_37a1.tdf" 47 2 0 } } { "db/scfifo_s0a1.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_s0a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1602 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1694 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2197 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|altsyncram_9kn1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1451676867954 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|afi_phy_clk " "Synthesized away node \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|afi_phy_clk\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" 202 -1 0 } } { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 159 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 729 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_mem_clk\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" 235 -1 0 } } { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 159 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 729 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_pll0.sv" 331 -1 0 } } { "db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0.v" 159 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 729 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676867954 "|C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1451676867954 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1451676867954 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[96\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3112 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676869420 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a96"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1451676869420 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1451676869420 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[98\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 3176 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676871359 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a98"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1451676871359 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1451676871359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676873269 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~synth " "Found clock multiplexer system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~synth" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 0 1451676880830 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~synth " "Found clock multiplexer system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~synth" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 0 1451676880830 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~synth " "Found clock multiplexer system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~synth" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 0 1451676880830 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~synth " "Found clock multiplexer system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~synth" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 0 1451676880830 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~synth " "Found clock multiplexer system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~synth" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 0 1451676880830 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~synth " "Found clock multiplexer system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~synth" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 0 1451676880830 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~synth " "Found clock multiplexer system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~synth" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 0 1451676880830 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~synth " "Found clock multiplexer system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~synth" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/trx/nios/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 0 1451676880830 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 0 1451676880830 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1032 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676883420 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 1000 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676883420 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[29\] " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo\|scfifo:system_sgdma_0_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_dgn1.tdf" 968 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "/home/tomas/trx/nios/db/a_dpfifo_ti91.tdf" 44 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "/home/tomas/trx/nios/db/scfifo_mc91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1818 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2210 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676883420 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a29"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1451676883420 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1451676883420 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter INIT_FILE set to db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|desc_assembler_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|desc_assembler_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451676883421 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676883421 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1451676883421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676883457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883457 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676883457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3n1 " "Found entity 1: altsyncram_a3n1" {  } { { "db/altsyncram_a3n1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_a3n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676883502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676883502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676883614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883614 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676883614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vsv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vsv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vsv " "Found entity 1: shift_taps_vsv" {  } { { "db/shift_taps_vsv.tdf" "" { Text "/home/tomas/trx/nios/db/shift_taps_vsv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676883651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676883651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfc1 " "Found entity 1: altsyncram_jfc1" {  } { { "db/altsyncram_jfc1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_jfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676883695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676883695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676883743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676883743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_d1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676883784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676883784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1 " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676883866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1 " "Instantiated megafunction \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676883866 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676883866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_usv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_usv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_usv " "Found entity 1: shift_taps_usv" {  } { { "db/shift_taps_usv.tdf" "" { Text "/home/tomas/trx/nios/db/shift_taps_usv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676883903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676883903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfc1 " "Found entity 1: altsyncram_hfc1" {  } { { "db/altsyncram_hfc1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_hfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676883948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676883948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676883996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676883996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "/home/tomas/trx/nios/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676884037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676884037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "/home/tomas/trx/nios/db/cntr_b1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676884078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676884078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_2 " "Elaborated megafunction instantiation \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676884161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_2 " "Instantiated megafunction \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676884161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_duv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_duv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_duv " "Found entity 1: shift_taps_duv" {  } { { "db/shift_taps_duv.tdf" "" { Text "/home/tomas/trx/nios/db/shift_taps_duv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676884197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676884197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676884225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884225 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676884225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee12 " "Found entity 1: altsyncram_ee12" {  } { { "db/altsyncram_ee12.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_ee12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676884271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676884271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676884333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451676884333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451676884333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451676884373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676884373 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1451676884793 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1451676884793 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1451676884945 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1451676884945 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1451676884945 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1451676884945 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1451676884945 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1451676884987 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_usv:auto_generated\|altsyncram_hfc1:altsyncram4\|ram_block7a8 " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_usv:auto_generated\|altsyncram_hfc1:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_hfc1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_hfc1.tdf" 282 2 0 } } { "db/shift_taps_usv.tdf" "" { Text "/home/tomas/trx/nios/db/shift_taps_usv.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1108 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2145 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676885267 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|altsyncram_hfc1:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_usv:auto_generated\|altsyncram_hfc1:altsyncram4\|ram_block7a9 " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_usv:auto_generated\|altsyncram_hfc1:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_hfc1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_hfc1.tdf" 312 2 0 } } { "db/shift_taps_usv.tdf" "" { Text "/home/tomas/trx/nios/db/shift_taps_usv.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1108 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2145 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676885267 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|altsyncram_hfc1:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_usv:auto_generated\|altsyncram_hfc1:altsyncram4\|ram_block7a10 " "Synthesized away node \"system:u0\|system_sgdma_0:sgdma_0\|system_sgdma_0_chain:the_system_sgdma_0_chain\|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_usv:auto_generated\|altsyncram_hfc1:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_hfc1.tdf" "" { Text "/home/tomas/trx/nios/db/altsyncram_hfc1.tdf" 342 2 0 } } { "db/shift_taps_usv.tdf" "" { Text "/home/tomas/trx/nios/db/shift_taps_usv.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 1108 0 0 } } { "db/ip/system/submodules/system_sgdma_0.v" "" { Text "/home/tomas/trx/nios/db/ip/system/submodules/system_sgdma_0.v" 2145 0 0 } } { "db/ip/system/system.vhd" "" { Text "/home/tomas/trx/nios/db/ip/system/system.vhd" 793 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676885267 "|C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|altsyncram_hfc1:altsyncram4|ram_block7a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1451676885267 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1451676885267 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 56 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1451676892979 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1451676892979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CKE\[1\] GND " "Pin \"DDR2LP_CKE\[1\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451676896456 "|C5G|DDR2LP_CKE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CS_n\[1\] GND " "Pin \"DDR2LP_CS_n\[1\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451676896456 "|C5G|DDR2LP_CS_n[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1451676896456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "607 " "607 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451676903206 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676903303 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676903303 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676903303 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676903303 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1451676903303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676903837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tomas/trx/nios/C5G.map.smsg " "Generated suppressed messages file /home/tomas/trx/nios/C5G.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676904710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "909 241 7 0 5 " "Adding 909 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 5 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1451676908186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451676908186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676909856 "|C5G|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676909856 "|C5G|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676909856 "|C5G|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676909856 "|C5G|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676909856 "|C5G|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676909856 "|C5G|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676909856 "|C5G|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451676909856 "|C5G|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1451676909856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12903 " "Implemented 12903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1451676909896 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1451676909896 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1451676909896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11647 " "Implemented 11647 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1451676909896 ""} { "Info" "ICUT_CUT_TM_RAMS" "564 " "Implemented 564 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1451676909896 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1451676909896 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1451676909896 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1451676909896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1451676909896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1975 " "Peak virtual memory: 1975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1451676910055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  1 20:35:10 2016 " "Processing ended: Fri Jan  1 20:35:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1451676910055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:08 " "Elapsed time: 00:03:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1451676910055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:03 " "Total CPU time (on all processors): 00:05:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1451676910055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1451676910055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1451676914588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1451676914588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  1 20:35:14 2016 " "Processing started: Fri Jan  1 20:35:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1451676914588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1451676914588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off C5G -c C5G " "Command: quartus_fit --read_settings_files=off --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1451676914588 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1451676914630 ""}
{ "Info" "0" "" "Project  = C5G" {  } {  } 0 0 "Project  = C5G" 0 0 "Fitter" 0 0 1451676914630 ""}
{ "Info" "0" "" "Revision = C5G" {  } {  } 0 0 "Revision = C5G" 0 0 "Fitter" 0 0 1451676914630 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1451676914996 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5G 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"C5G\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1451676915093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1451676915130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1451676915130 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_ee12:auto_generated\|ram_block1a3 " "Atom \"system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_ee12:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1451676915272 "|C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated|ram_block1a3"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1451676915272 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1451676915880 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1451676915899 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1451676919175 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1451676919918 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1451676928289 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "3 " "3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SMA_GXB_TX_p SMA_GXB_TX_p(n) " "differential I/O pin \"SMA_GXB_TX_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SMA_GXB_TX_p(n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SMA_GXB_TX_p } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/nios/" { { 0 { 0 ""} 0 1030 10611 11489 0 0 ""} { 0 { 0 ""} 0 47365 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SMA_GXB_TX_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1451676928393 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_125_p } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/nios/" { { 0 { 0 ""} 0 1021 10611 11489 0 0 ""} { 0 { 0 ""} 0 47367 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1451676928393 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "REFCLK_p0 REFCLK_p0(n) " "differential I/O pin \"REFCLK_p0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"REFCLK_p0(n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { REFCLK_p0 } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "REFCLK_p0" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/nios/" { { 0 { 0 ""} 0 1029 10611 11489 0 0 ""} { 0 { 0 ""} 0 47368 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { REFCLK_p0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1451676928393 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1451676928393 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1451676930049 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1451676932053 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1451676932053 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1451676932416 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "7 s (6 global, 1 periphery) " "Promoted 7 clocks (6 global, 1 periphery)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 periphery CLKCTRL_X0_Y60_N4 " "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X0_Y60_N4" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 1 0 35 26 61 " "Node drives Periphery Clock Region 1 from (0, 35) to (26, 61)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1451676932693 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1451676932693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G10 " "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1451676932693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_afi_half_clk~CLKENA0 966 global CLKCTRL_G11 " "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_afi_half_clk~CLKENA0 with 966 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1451676932693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 2054 global CLKCTRL_G8 " "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 2054 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1451676932693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G6 " "system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1451676932693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "REFCLK_p0~input~FITTER_INSERTEDCLKENA0 2013 global CLKCTRL_G3 " "REFCLK_p0~input~FITTER_INSERTEDCLKENA0 with 2013 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1451676932693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 2350 global CLKCTRL_G9 " "CLOCK_50_B5B~inputCLKENA0 with 2350 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1451676932693 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1451676932693 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451676932714 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451676938630 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1451676938630 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G.SDC " "Synopsys Design Constraints File file not found: 'C5G.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1451676939046 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'tx_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1451676939046 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'tx_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1451676939056 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1451676939101 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1451676939122 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1451676939135 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1451676939136 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1451676939231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1451676939235 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451676940221 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1451676940221 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451676940225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1451676940225 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451676940226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1451676940226 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451676940245 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1451676940245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1451676940494 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1451676940495 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451676940505 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451676940505 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1451676940505 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451676940507 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1451676940507 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1451676940508 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 23 clocks " "Found 23 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_n " "   3.030  DDR2LP_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_p " "   3.030  DDR2LP_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[0\]_OUT " "   3.030 DDR2LP_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[1\]_OUT " "   3.030 DDR2LP_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[2\]_OUT " "   3.030 DDR2LP_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[3\]_OUT " "   3.030 DDR2LP_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_IN " "   3.030 DDR2LP_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_OUT " "   3.030 DDR2LP_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_IN " "   3.030 DDR2LP_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_OUT " "   3.030 DDR2LP_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_IN " "   3.030 DDR2LP_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_OUT " "   3.030 DDR2LP_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_IN " "   3.030 DDR2LP_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_OUT " "   3.030 DDR2LP_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " "   3.030 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.060 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " "   6.060 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " "  15.151 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.454 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " "  45.454 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " "   3.030 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " "   3.030 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1451676940509 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1451676940509 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1451676941112 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1451676941113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1451676941118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1451676941146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1451676941206 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1451676941267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1451676941268 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1451676941298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1451676944183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 EC " "Packed 48 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1451676944215 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1451676944215 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1451676944215 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1451676944215 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1451676944215 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1451676944897 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN0 " "Node \"CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN_P\[1\] " "Node \"CLKIN_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKIN_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN_P\[2\] " "Node \"CLKIN_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKIN_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKOUT0 " "Node \"CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKOUT_P\[1\] " "Node \"CLKOUT_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKOUT_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKOUT_P\[2\] " "Node \"CLKOUT_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKOUT_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1 " "Node \"REFCLK_p1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "REFCLK_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_P\[0\] " "Node \"RX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_P\[1\] " "Node \"RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_P\[2\] " "Node \"RX_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_P\[3\] " "Node \"RX_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p " "Node \"SMA_GXB_RX_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_P\[0\] " "Node \"TX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_P\[1\] " "Node \"TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_P\[2\] " "Node \"TX_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_P\[3\] " "Node \"TX_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1451676945385 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1451676945385 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451676945385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1451676949603 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1451676953525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:41 " "Fitter placement preparation operations ending: elapsed time is 00:00:41" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451676990607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1451677013835 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1451677044084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451677044084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1451677052377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X46_Y12 X56_Y23 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y12 to location X56_Y23" {  } { { "loc" "" { Generic "/home/tomas/trx/nios/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y12 to location X56_Y23"} { { 12 { 0 ""} 46 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1451677081051 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1451677081051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1451677125288 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1451677125288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:05 " "Fitter routing operations ending: elapsed time is 00:01:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451677125291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 32.60 " "Total time spent on timing analysis during the Fitter is 32.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1451677138227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1451677138621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1451677169593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1451677169708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1451677203623 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:32 " "Fitter post-fit operations ending: elapsed time is 00:01:32" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451677230791 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1451677231482 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR2LP_CKE\[1\] GND " "Pin DDR2LP_CKE\[1\] has GND driving its datain port" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR2LP_CKE[1] } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/nios/C5G.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/nios/" { { 0 { 0 ""} 0 974 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1451677231567 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1451677231567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tomas/trx/nios/C5G.fit.smsg " "Generated suppressed messages file /home/tomas/trx/nios/C5G.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1451677232752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3682 " "Peak virtual memory: 3682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1451677237670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  1 20:40:37 2016 " "Processing ended: Fri Jan  1 20:40:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1451677237670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:23 " "Elapsed time: 00:05:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1451677237670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:52 " "Total CPU time (on all processors): 00:06:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1451677237670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1451677237670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1451677242905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1451677242905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  1 20:40:42 2016 " "Processing started: Fri Jan  1 20:40:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1451677242905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1451677242905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off C5G -c C5G " "Command: quartus_asm --read_settings_files=off --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1451677242906 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1451677252324 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1451677252325 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1451677252593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1249 " "Peak virtual memory: 1249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1451677253962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  1 20:40:53 2016 " "Processing ended: Fri Jan  1 20:40:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1451677253962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1451677253962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1451677253962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1451677253962 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1451677254286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1451677258268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1451677258268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  1 20:40:58 2016 " "Processing started: Fri Jan  1 20:40:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1451677258268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677258268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C5G -c C5G " "Command: quartus_sta C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677258268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677258327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677259819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677259871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677259871 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451677261549 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677261549 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G.SDC " "Synopsys Design Constraints File file not found: 'C5G.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677261993 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'tx_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677261993 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'tx_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677262004 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677262054 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677262079 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677262094 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677262094 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677262192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677262195 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677262196 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677263033 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677263305 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451677263346 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677263346 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451677263351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677263351 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451677263351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677263351 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677263381 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677263381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677264078 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677264078 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451677264089 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451677264089 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677264089 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677264090 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677264090 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677264092 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677264119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.111 " "Worst-case setup slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677264851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677264851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.111               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677264851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.257               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677264851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.106               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    2.106               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677264851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.668               0.000 altera_reserved_tck  " "    9.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677264851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.840               0.000 CLOCK_50_B5B  " "    9.840               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677264851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.273               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   16.273               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677264851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677264851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 altera_reserved_tck  " "    0.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.160               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.250               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.267               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 CLOCK_50_B5B  " "    0.308               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.350               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677265007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.787 " "Worst-case recovery slack is 1.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.787               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.787               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.432               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "   10.432               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.112               0.000 CLOCK_50_B5B  " "   13.112               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.343               0.000 altera_reserved_tck  " "   13.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.967               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   18.967               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677265042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.004 " "Worst-case removal slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.004               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.056               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 altera_reserved_tck  " "    1.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 CLOCK_50_B5B  " "    1.129               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    1.174               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677265079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.757               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.810               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.512               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.645               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.645               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.332               0.000 alt_cal_av_edge_detect_clk  " "    4.332               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.145               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    6.145               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.817               0.000 CLOCK_50_B5B  " "    8.817               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.609               0.000 altera_reserved_tck  " "   15.609               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.732               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   21.732               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677265085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677265085 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.847 ns " "Worst Case Available Settling Time: 5.847 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677265197 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677265197 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677265323 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677266119 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.571 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.571" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267181 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677267181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.534 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267225 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677267225 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267396 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677267396 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267548 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677267548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.432 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267605 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677267605 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677267657 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677267657 ""}
{ "Info" "0" "" "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267727 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267727 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.363  0.421" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.363  0.421" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267727 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.421     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.421     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267727 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  0.111   0.16" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  0.111   0.16" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267727 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.432  0.004" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.432  0.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267727 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  2.571  2.534" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  2.571  2.534" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267727 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|   0.27  0.223" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|   0.27  0.223" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267727 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.271  0.337" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.271  0.337" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267728 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677267909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677267976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677306576 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451677307467 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677307467 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451677307471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677307471 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451677307471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677307471 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677307497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677307497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308000 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308000 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451677308010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451677308010 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308010 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677308011 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.180 " "Worst-case setup slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.180               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.414               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.993               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    1.993               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.037               0.000 altera_reserved_tck  " "   10.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.111               0.000 CLOCK_50_B5B  " "   10.111               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.027               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   16.027               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.210               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.241               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.250               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 CLOCK_50_B5B  " "    0.294               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.327               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.966 " "Worst-case recovery slack is 1.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.966               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.966               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.736               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "   10.736               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.419               0.000 CLOCK_50_B5B  " "   13.419               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.536               0.000 altera_reserved_tck  " "   13.536               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.166               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.166               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.060 " "Worst-case removal slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.060               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.007               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 altera_reserved_tck  " "    1.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 CLOCK_50_B5B  " "    1.082               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    1.095               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.682 " "Worst-case minimum pulse width slack is 0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.682               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.818               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.510               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.608               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.608               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.301               0.000 alt_cal_av_edge_detect_clk  " "    4.301               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.101               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    6.101               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.760               0.000 CLOCK_50_B5B  " "    8.760               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.635               0.000 altera_reserved_tck  " "   15.635               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.725               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   21.725               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677308899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677308899 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.030 ns " "Worst Case Available Settling Time: 6.030 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677309015 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677309015 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677309230 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677309990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.607 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.607" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311003 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677311003 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.570 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.570" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311082 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677311082 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311268 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677311268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311459 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677311459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.736 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.736" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311550 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677311550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677311642 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677311642 ""}
{ "Info" "0" "" "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311750 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311751 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.344  0.415" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.344  0.415" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311751 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.461     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.461     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311751 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   0.18   0.21" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   0.18   0.21" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311751 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.736   0.06" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.736   0.06" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311751 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  2.607   2.57" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  2.607   2.57" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311751 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.281  0.234" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.281  0.234" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311751 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.291  0.347" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.291  0.347" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677311751 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677312001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677312470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677347006 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451677347774 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677347774 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451677347778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677347778 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451677347778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677347778 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677347805 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677347805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677348325 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677348325 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451677348335 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451677348335 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677348335 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677348337 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677348337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.375 " "Worst-case setup slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.375               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    2.690               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.443               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    8.443               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.942               0.000 altera_reserved_tck  " "   12.942               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.283               0.000 CLOCK_50_B5B  " "   14.283               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.659               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.659               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677348560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.032 " "Worst-case hold slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 altera_reserved_tck  " "    0.032               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.097               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.143               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 CLOCK_50_B5B  " "    0.162               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.176               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.183               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677348790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.470 " "Worst-case recovery slack is 3.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.470               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    3.470               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.143               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "   12.143               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.157               0.000 altera_reserved_tck  " "   15.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.709               0.000 CLOCK_50_B5B  " "   15.709               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.445               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   20.445               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677348898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677348898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.190 " "Worst-case removal slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.190               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 altera_reserved_tck  " "    0.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.494               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 CLOCK_50_B5B  " "    0.521               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.589               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677349006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.069 " "Worst-case minimum pulse width slack is 1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.069               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    1.149               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.514               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.954               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.954               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.644               0.000 alt_cal_av_edge_detect_clk  " "    4.644               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.462               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    6.462               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.497               0.000 CLOCK_50_B5B  " "    8.497               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.663               0.000 altera_reserved_tck  " "   15.663               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.247               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   22.247               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677349086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677349086 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.859 ns " "Worst Case Available Settling Time: 8.859 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677349198 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677349198 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677349523 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677350272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.969 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.969" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351504 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677351504 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.947 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.947" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351618 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677351618 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677351823 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677351823 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.097 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.097" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352045 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677352045 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.143 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352175 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352175 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352175 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352175 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352175 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677352175 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.190 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.190" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677352302 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677352302 ""}
{ "Info" "0" "" "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.291  0.252" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.291  0.252" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.837     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.837     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.375  0.097" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.375  0.097" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.143   0.19" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.143   0.19" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  2.969  2.947" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  2.969  2.947" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.444  0.396" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.444  0.396" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.394  0.394" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.394  0.394" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352446 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677352771 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451677353502 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677353502 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451677353505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677353505 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451677353506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677353506 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451677353533 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677353533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354042 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354042 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451677354053 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451677354053 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354053 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451677354054 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.461 " "Worst-case setup slack is 1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.461               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.060               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    3.060               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    9.100               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.416               0.000 altera_reserved_tck  " "   13.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.906               0.000 CLOCK_50_B5B  " "   14.906               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.843               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.843               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.014 " "Worst-case hold slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 altera_reserved_tck  " "    0.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.059               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.129               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLOCK_50_B5B  " "    0.148               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.160               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.175               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.779 " "Worst-case recovery slack is 3.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.779               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    3.779               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.563               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "   12.563               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.353               0.000 altera_reserved_tck  " "   15.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.244               0.000 CLOCK_50_B5B  " "   16.244               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.756               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   20.756               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.123 " "Worst-case removal slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.123               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.447               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 CLOCK_50_B5B  " "    0.472               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.529               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.062 " "Worst-case minimum pulse width slack is 1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.062               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    1.147               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.513               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.951               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.951               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.641               0.000 alt_cal_av_edge_detect_clk  " "    4.641               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.464               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    6.464               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.453               0.000 CLOCK_50_B5B  " "    8.453               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.704               0.000 altera_reserved_tck  " "   15.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.257               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   22.257               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451677354972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677354972 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.192 ns " "Worst Case Available Settling Time: 9.192 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451677355085 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677355085 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677355562 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677356305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.964 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.964" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677357956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677357956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677357956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677357956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677357956 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677357956 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.953 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.953" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358105 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677358105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358346 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677358346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.059 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.059" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358604 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677358604 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.563 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358771 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677358771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.123 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.123" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451677358936 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677358936 ""}
{ "Info" "0" "" "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.261  0.272" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.261  0.272" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.832     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.832     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.461  0.059" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.461  0.059" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.563  0.123" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.563  0.123" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  2.964  2.953" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  2.964  2.953" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.448  0.401" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.448  0.401" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.396  0.396" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.396  0.396" 0 0 "TimeQuest Timing Analyzer" 0 0 1451677359115 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677362192 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677362193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2797 " "Peak virtual memory: 2797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1451677363294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  1 20:42:43 2016 " "Processing ended: Fri Jan  1 20:42:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1451677363294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1451677363294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1451677363294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677363294 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 226 s " "Quartus Prime Full Compilation was successful. 0 errors, 226 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451677364548 ""}
