/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:21 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_JRX_WRAPPER_H__
#define __ADI_APOLLO_BF_JRX_WRAPPER_H__

/*============= D E F I N E S ==============*/
#define JRX_WRAPPER_JRX_TX_DIGITAL0                         0x61618000
#define JRX_WRAPPER_JRX_TX_DIGITAL1                         0x61E18000

#define REG_GENERAL_JRX_CTRL_0_ADDR(inst)                   ((inst) + 0x00000000)
#define BF_LINK_EN_INFO(inst)                               ((inst) + 0x00000000), 0x00000200
#define BF_LINK0_SYNCB_COMB_SEL_INFO(inst)                  ((inst) + 0x00000000), 0x00000204
#define BF_LINK1_SYNCB_COMB_SEL_INFO(inst)                  ((inst) + 0x00000000), 0x00000206

#define REG_GENERAL_JRX_CTRL_1_ADDR(inst)                   ((inst) + 0x00000001)
#define BF_LINK_MODE_INFO(inst)                             ((inst) + 0x00000001), 0x00000200
#define BF_LINK_SEPARATE_EN_INFO(inst)                      ((inst) + 0x00000001), 0x00000102
#define BF_LINK0_SYNCB_COMB_EN_INFO(inst)                   ((inst) + 0x00000001), 0x00000103
#define BF_LINK1_SYNCB_COMB_EN_INFO(inst)                   ((inst) + 0x00000001), 0x00000104
#ifdef USE_PRIVATE_BF
#define BF_SINGLE_LINK_TM_INFO(inst)                        ((inst) + 0x00000001), 0x00000105
#endif /* USE_PRIVATE_BF */
#define BF_USE_JRXIP_SYNCB_INFO(inst)                       ((inst) + 0x00000001), 0x00000107

#define REG_SYNCB_GEN_0_ADDR(inst, n)                       ((inst) + 0x00000002 + 1 * (n))
#define BF_EOF_MASK_INFO(inst, n)                           ((inst) + 0x00000002 + 1 * (n)), 0x00000100
#define BF_EOMF_MASK_INFO(inst, n)                          ((inst) + 0x00000002 + 1 * (n)), 0x00000102

#ifdef USE_PRIVATE_BF
#define REG_SYNCB_GEN_1_ADDR(inst, n)                       ((inst) + 0x00000004 + 1 * (n))
#define BF_SYNCB_SYNCREQ_DUR_INFO(inst, n)                  ((inst) + 0x00000004 + 1 * (n)), 0x00000400
#define BF_SYNCB_ERR_DUR_INFO(inst, n)                      ((inst) + 0x00000004 + 1 * (n)), 0x00000404
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_SYNCB_GEN_3_ADDR(inst, n)                       ((inst) + 0x00000006 + 1 * (n))
#define BF_LMFC_PERIOD_INFO(inst, n)                        ((inst) + 0x00000006 + 1 * (n)), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JESD_DEBUG_REG_0_ADDR(inst)                     ((inst) + 0x00000008)
#define BF_JRX_DEBUG_BIT_INFO(inst)                         ((inst) + 0x00000008), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JESD_DEBUG_REG_1_ADDR(inst, n)                  ((inst) + 0x00000009 + 1 * (n))
#define BF_CONV_CLK_DIV_INFO(inst, n)                       ((inst) + 0x00000009 + 1 * (n)), 0x00001000
#endif /* USE_PRIVATE_BF */

#define REG_JESD_DEBUG_REG_2_ADDR(inst, n)                  ((inst) + 0x0000000B + 1 * (n))

#define REG_JESD_JRX_204BQBD_PA_INT_ENABLE_ADDR(inst, n)    ((inst) + 0x0000000D + 1 * (n))
#define BF_EN_204B_BD_JRX_INT_GAINOFF_INFO(inst, n)         ((inst) + 0x0000000D + 1 * (n)), 0x00000100
#define BF_EN_204B_NIT_JRX_INT_GAINOFF_INFO(inst, n)        ((inst) + 0x0000000D + 1 * (n)), 0x00000101
#define BF_EN_204B_UEK_JRX_INT_GAINOFF_INFO(inst, n)        ((inst) + 0x0000000D + 1 * (n)), 0x00000102

#define REG_JESD_JRX_204H_PA_INT_ENABLE_ADDR(inst)          ((inst) + 0x0000000E)

#define REG_JESD_LANE_FIFO_INT_ENABLE_ADDR(inst, n)         ((inst) + 0x0000000F + 1 * (n))
#define BF_EN_JRX_LANE_FIFO_EMPTY_INT_GAINOFF_INFO(inst, n) ((inst) + 0x0000000F + 1 * (n)), 0x00000100
#define BF_EN_JRX_LANE_FIFO_FULL_INT_GAINOFF_INFO(inst, n)  ((inst) + 0x0000000F + 1 * (n)), 0x00000101

#define REG_FIFO_STATUS_REG_0_ADDR(inst)                    ((inst) + 0x00000011)
#define BF_LANE_FIFO_FULL_INFO(inst)                        ((inst) + 0x00000011), 0x00000C00

#define REG_FIFO_STATUS_REG_1_ADDR(inst)                    ((inst) + 0x00000020)

#define REG_FIFO_STATUS_REG_2_ADDR(inst)                    ((inst) + 0x00000021)
#define BF_LANE_FIFO_EMPTY_INFO(inst)                       ((inst) + 0x00000021), 0x00000C00

#define REG_FIFO_STATUS_REG_3_ADDR(inst)                    ((inst) + 0x00000022)

#ifdef USE_PRIVATE_BF
#define REG_JRX_CLK_DBUG_ADDR(inst)                         ((inst) + 0x00000023)
#define BF_CONV_CLK_EN_INFO(inst)                           ((inst) + 0x00000023), 0x00000100
#define BF_PCLK_EN_INFO(inst)                               ((inst) + 0x00000023), 0x00000101
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEST_MUX_0_ADDR(inst)                           ((inst) + 0x00000024)
#define BF_TMUX_LANE_SEL_INFO(inst)                         ((inst) + 0x00000024), 0x00000400
#define BF_LINK_DATA_RDY_IRQ_SEL_INFO(inst)                 ((inst) + 0x00000024), 0x00000305
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEST_MUX_1_ADDR(inst)                           ((inst) + 0x00000025)
#define BF_TMUX_SEL_A0_INFO(inst)                           ((inst) + 0x00000025), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEST_MUX_2_ADDR(inst)                           ((inst) + 0x00000026)
#define BF_TMUX_SEL_A1_INFO(inst)                           ((inst) + 0x00000026), 0x00000500
#endif /* USE_PRIVATE_BF */

#define REG_JRX_204C_IRQ_ADDR(inst, n)                      ((inst) + 0x00000027 + 1 * (n))
#define BF_JRX_204C_SH_IRQ_INFO(inst, n)                    ((inst) + 0x00000027 + 1 * (n)), 0x00000100
#define BF_JRX_204C_MB_IRQ_INFO(inst, n)                    ((inst) + 0x00000027 + 1 * (n)), 0x00000101
#define BF_JRX_204C_EMB_IRQ_INFO(inst, n)                   ((inst) + 0x00000027 + 1 * (n)), 0x00000102
#define BF_JRX_204C_CRC_IRQ_INFO(inst, n)                   ((inst) + 0x00000027 + 1 * (n)), 0x00000103
#define BF_JRX_204C_SH_IRQ_ENABLE_INFO(inst, n)             ((inst) + 0x00000027 + 1 * (n)), 0x00000104
#define BF_JRX_204C_MB_IRQ_ENABLE_INFO(inst, n)             ((inst) + 0x00000027 + 1 * (n)), 0x00000105
#define BF_JRX_204C_EMB_IRQ_ENABLE_INFO(inst, n)            ((inst) + 0x00000027 + 1 * (n)), 0x00000106
#define BF_JRX_204C_CRC_IRQ_ENABLE_INFO(inst, n)            ((inst) + 0x00000027 + 1 * (n)), 0x00000107

#define REG_GENERAL_JRX_CTRL_2_ADDR(inst, n)                ((inst) + 0x00000029 + 1 * (n))
#define BF_S_F_SEL_INFO(inst, n)                            ((inst) + 0x00000029 + 1 * (n)), 0x00000100
#ifdef USE_PRIVATE_BF
#define BF_DOWN_SCALE_OVERFLOW_INFO(inst, n)                ((inst) + 0x00000029 + 1 * (n)), 0x00000101
#endif /* USE_PRIVATE_BF */
#define BF_JESD_MODES_NOT_IN_TABLE_INFO(inst, n)            ((inst) + 0x00000029 + 1 * (n)), 0x00000102
#ifdef USE_PRIVATE_BF
#define BF_DOWN_SCALE_RATIO_INFO(inst, n)                   ((inst) + 0x00000029 + 1 * (n)), 0x00000404
#endif /* USE_PRIVATE_BF */

#define REG_GENERAL_JRX_CTRL_3_ADDR(inst, n)                ((inst) + 0x0000002B + 1 * (n))
#define BF_JESD_MODE_INFO(inst, n)                          ((inst) + 0x0000002B + 1 * (n)), 0x00000800

#define REG_GENERAL_JRX_CTRL_5_ADDR(inst, n)                ((inst) + 0x0000002E + 1 * (n))
#define BF_LINK_TOTAL_INTERP_INFO(inst, n)                  ((inst) + 0x0000002E + 1 * (n)), 0x00001000

#define REG_GENERAL_JRX_CTRL_6_ADDR(inst, n)                ((inst) + 0x00000030 + 1 * (n))

#ifdef USE_PRIVATE_BF
#define REG_GENERAL_JRX_CTRL_7_ADDR(inst, n)                ((inst) + 0x00000032 + 1 * (n))
#define BF_LINK_TOTAL_INTERP_MULTI_INFO(inst, n)            ((inst) + 0x00000032 + 1 * (n)), 0x00000400
#endif /* USE_PRIVATE_BF */

#define REG_GENERAL_JRX_CTRL_8_ADDR(inst, n)                ((inst) + 0x00000034 + 1 * (n))
#define BF_LINK_DUC_INTERP_INFO(inst, n)                    ((inst) + 0x00000034 + 1 * (n)), 0x00001000

#define REG_GENERAL_JRX_CTRL_9_ADDR(inst, n)                ((inst) + 0x00000036 + 1 * (n))

#define REG_GENERAL_JRX_CTRL_10_ADDR(inst, n)               ((inst) + 0x00000038 + 1 * (n))
#define BF_NUM_OF_INVALID_SAMPLE_INFO(inst, n)              ((inst) + 0x00000038 + 1 * (n)), 0x00000500
#define BF_INVALID_DATA_EN_INFO(inst, n)                    ((inst) + 0x00000038 + 1 * (n)), 0x00000107

#ifdef USE_PRIVATE_BF
#define REG_JESD_DEBUG_REG_3_ADDR(inst, n)                  ((inst) + 0x0000003A + 1 * (n))
#define BF_SPI_CONFIG_EN_INFO(inst, n)                      ((inst) + 0x0000003A + 1 * (n)), 0x00000100
#endif /* USE_PRIVATE_BF */

#define REG_RM_FIFO_IRQ_ADDR(inst, n)                       ((inst) + 0x0000003C + 1 * (n))
#define BF_RM_FIFO_EMPTY_IRQ_ENABLE_INFO(inst, n)           ((inst) + 0x0000003C + 1 * (n)), 0x00000100
#define BF_RM_FIFO_FULL_IRQ_ENABLE_INFO(inst, n)            ((inst) + 0x0000003C + 1 * (n)), 0x00000101
#define BF_INVALID_SAMPLE_ERR_IRQ_INFO(inst, n)             ((inst) + 0x0000003C + 1 * (n)), 0x00000102
#define BF_RM_FIFO_EMPTY_IRQ_INFO(inst, n)                  ((inst) + 0x0000003C + 1 * (n)), 0x00000104
#define BF_RM_FIFO_FULL_IRQ_INFO(inst, n)                   ((inst) + 0x0000003C + 1 * (n)), 0x00000105
#define BF_INVALID_SAMPLE_ERR_IRQ_ENABLE_INFO(inst, n)      ((inst) + 0x0000003C + 1 * (n)), 0x00000106

#define REG_LANE_FIFO_IRQ_ADDR(inst, n)                     ((inst) + 0x0000003E + 1 * (n))
#define BF_JRX_LANE_FIFO_EMPTY_IRQ_ENABLE_INFO(inst, n)     ((inst) + 0x0000003E + 1 * (n)), 0x00000100
#define BF_JRX_LANE_FIFO_FULL_IRQ_ENABLE_INFO(inst, n)      ((inst) + 0x0000003E + 1 * (n)), 0x00000101
#define BF_JRX_LANE_FIFO_EMPTY_IRQ_INFO(inst, n)            ((inst) + 0x0000003E + 1 * (n)), 0x00000104
#define BF_JRX_LANE_FIFO_FULL_IRQ_INFO(inst, n)             ((inst) + 0x0000003E + 1 * (n)), 0x00000105

#define REG_RM_FIFO_STATUS_ADDR(inst)                       ((inst) + 0x00000050)
#define BF_RM_FIFO_EMPTY_INFO(inst)                         ((inst) + 0x00000050), 0x00000200
#define BF_RM_FIFO_FULL_INFO(inst)                          ((inst) + 0x00000050), 0x00000202
#define BF_INVALID_SAMPLE_ERR_INFO(inst)                    ((inst) + 0x00000050), 0x00000104

#define REG_JRX_DATA_RDY_LOST_IRQ_ADDR(inst, n)             ((inst) + 0x00000051 + 1 * (n))
#define BF_DATA_RDY_LOST_IRQ_ENABLE_INFO(inst, n)           ((inst) + 0x00000051 + 1 * (n)), 0x00000100
#define BF_DATA_RDY_LOST_IRQ_INFO(inst, n)                  ((inst) + 0x00000051 + 1 * (n)), 0x00000104

#ifdef USE_PRIVATE_BF
#define REG_DEBUG_CLK_SEL_1_ADDR(inst)                      ((inst) + 0x00000053)
#define BF_DEBUG_CLK_OUTPUT_SEL0_INFO(inst)                 ((inst) + 0x00000053), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_DEBUG_CLK_SEL_0_ADDR(inst)                      ((inst) + 0x00000054)
#define BF_DEBUG_CLK_OUTPUT_SEL1_INFO(inst)                 ((inst) + 0x00000054), 0x00000800
#endif /* USE_PRIVATE_BF */

#define REG_RM_FIFO_CTRL_ADDR(inst)                         ((inst) + 0x00000055)
#define BF_RM_FIFO_RESET_INFO(inst)                         ((inst) + 0x00000055), 0x00000100
#define BF_HOLD_INVALID_SAMPLE_ERR_INFO(inst)               ((inst) + 0x00000055), 0x00000104

#define REG_RM_FIFO_INT_ENABLE_ADDR(inst, n)                ((inst) + 0x00000056 + 1 * (n))
#define BF_EN_RM_FIFO_EMPTY_INT_GAINOFF_INFO(inst, n)       ((inst) + 0x00000056 + 1 * (n)), 0x00000100
#define BF_EN_RM_FIFO_FULL_INT_GAINOFF_INFO(inst, n)        ((inst) + 0x00000056 + 1 * (n)), 0x00000101
#define BF_EN_INVALID_SAMPLE_INT_GAINOFF_INFO(inst, n)      ((inst) + 0x00000056 + 1 * (n)), 0x00000104

#define REG_DATA_RDY_LOST_INT_ENABLE_ADDR(inst, n)          ((inst) + 0x00000058 + 1 * (n))
#define BF_EN_DATA_RDY_LOST_INT_GAINOFF_INFO(inst, n)       ((inst) + 0x00000058 + 1 * (n)), 0x00000100

#define REG_JESD_JRX_204C_PA_INT_ENABLE_ADDR(inst, n)       ((inst) + 0x0000005A + 1 * (n))
#define BF_EN_204C_SH_ERR_JRX_INT_GAINOFF_INFO(inst, n)     ((inst) + 0x0000005A + 1 * (n)), 0x00000100
#define BF_EN_204C_MB_ERR_JRX_INT_GAINOFF_INFO(inst, n)     ((inst) + 0x0000005A + 1 * (n)), 0x00000101
#define BF_EN_204C_EMB_ERR_JRX_INT_GAINOFF_INFO(inst, n)    ((inst) + 0x0000005A + 1 * (n)), 0x00000102
#define BF_EN_204C_CRC_ERR_JRX_INT_GAINOFF_INFO(inst, n)    ((inst) + 0x0000005A + 1 * (n)), 0x00000103

#ifdef USE_PRIVATE_BF
#define REG_GENERAL_JRX_CTRL_11_ADDR(inst)                  ((inst) + 0x0000005C)
#define BF_CRC_ERR_THRESHOLD_INFO(inst)                     ((inst) + 0x0000005C), 0x00000800
#endif /* USE_PRIVATE_BF */

#define REG_GENERAL_JRX_CTRL_12_ADDR(inst)                  ((inst) + 0x0000005D)
#define BF_LINK0_RAMP_SEL_INFO(inst)                        ((inst) + 0x0000005D), 0x00000400

#define REG_GENERAL_JRX_CTRL_13_ADDR(inst)                  ((inst) + 0x0000005E)
#define BF_LINK1_RAMP_SEL_INFO(inst)                        ((inst) + 0x0000005E), 0x00000400

#define REG_GENERAL_JRX_CTRL_14_ADDR(inst)                  ((inst) + 0x0000005F)
#define BF_LINK_RAMP_DECODER_BYPASS_INFO(inst)              ((inst) + 0x0000005F), 0x00000200

#define REG_GENERAL_JRX_CTRL_15_ADDR(inst, n)               ((inst) + 0x00000060 + 1 * (n))
#define BF_SAMPLE_REPEAT_EN_INFO(inst, n)                   ((inst) + 0x00000060 + 1 * (n)), 0x00000100

#define REG_GENERAL_JRX_CTRL_16_ADDR(inst, n)               ((inst) + 0x00000062 + 1 * (n))
#define BF_SYNCB_STATUS_INFO(inst, n)                       ((inst) + 0x00000062 + 1 * (n)), 0x00000100

#define REG_SERDES_RX_WR_SETUP_CTRL_ADDR(inst)              ((inst) + 0x00000064)
#define BF_SERDES_RX_ANA_BRIDGE_WR_SETUP_CYCLES_INFO(inst)  ((inst) + 0x00000064), 0x00000600

#define REG_SERDES_RX_WR_HOLD_CTRL_ADDR(inst)               ((inst) + 0x00000065)
#define BF_SERDES_RX_ANA_BRIDGE_WR_HOLD_CYCLES_INFO(inst)   ((inst) + 0x00000065), 0x00000600

#define REG_SERDES_RX_RD_CTRL_ADDR(inst)                    ((inst) + 0x00000066)
#define BF_SERDES_RX_ANA_BRIDGE_RD_CYCLES_INFO(inst)        ((inst) + 0x00000066), 0x00000600

#endif /* __ADI_APOLLO_BF_JRX_WRAPPER_H__ */
/*! @} */
