vhdl work "C:\Users\POT04\Documents\FPGA\Variable_Senal\XOR_SIG.vhd"
