#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 14:35:37 2023
# Process ID: 15056
# Current directory: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15344 P:\CS214-Computer-Organization\CS214-Computer-Organization-Project\verilog\verilog.xpr
# Log file: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/vivado.log
# Journal file: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clkout_upg_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci' is already up-to-date
[Fri May 26 14:36:56 2023] Launched clkout_upg_synth_1, synth_1...
Run output will be captured here:
clkout_upg_synth_1: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/clkout_upg_synth_1/runme.log
synth_1: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1/runme.log
[Fri May 26 14:36:56 2023] Launched impl_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.dcp' for cell 'cu'
INFO: [Project 1-454] Reading design checkpoint 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.dcp' for cell 'Uprogramrom_0/Uprgrom'
INFO: [Project 1-454] Reading design checkpoint 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'udmem/ram'
INFO: [Netlist 29-17] Analyzing 442 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, cu/inst/clkin1_ibufg, from the path connected to top-level port: fpga_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, uart/inst/upg_inst/upg_rx_i_IBUF_inst, from the path connected to top-level port: rx 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, tx_OBUF_inst, from the path connected to top-level port: tx 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cu/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/.Xil/Vivado-15056-Bill/dcp7/clkout_upg.edf:297]
Parsing XDC File [p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_board.xdc] for cell 'cu/inst'
Finished Parsing XDC File [p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_board.xdc] for cell 'cu/inst'
Parsing XDC File [p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.xdc] for cell 'cu/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2407.430 ; gain = 564.195
Finished Parsing XDC File [p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.xdc] for cell 'cu/inst'
Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2444.816 ; gain = 958.637
show_objects -name cpu [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
show_objects -name control21 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
show_objects -name control32 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../tools/output/prgmip32.coe'
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs -jobs 8 prgrom_synth_1
[Fri May 26 15:35:30 2023] Launched prgrom_synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/dmem32.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../tools/output/dmem32.coe'
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs -jobs 8 RAM_synth_1
[Fri May 26 15:35:54 2023] Launched RAM_synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 26 15:39:05 2023] Launched synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1/runme.log
[Fri May 26 15:39:05 2023] Launched impl_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v w ]
add_files -fileset sim_1 P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v
update_compile_order -fileset sim_1
set_property top cpu_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 15:55:59 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2635.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2663.320 ; gain = 27.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2678.270 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.422 ; gain = 0.000
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
set_property xsim.view P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2684.422 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2684.422 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2688.961 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../tools/output/prgmip32.coe'
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP prgrom, cache-ID = 6c9a3e0be7dac3e0; cache size = 1.675 MB.
catch { [ delete_ip_run [get_ips -all prgrom] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/prgrom_synth_1

INFO: [Project 1-386] Moving file 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci'
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/dmem32.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../tools/output/dmem32.coe'
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = 1aa89aa0844684f9; cache size = 1.675 MB.
catch { [ delete_ip_run [get_ips -all RAM] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/RAM_synth_1

INFO: [Project 1-386] Moving file 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci'
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.922 ; gain = 0.000
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v} 24
remove_bps -file {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v} -line 24
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:195]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.922 ; gain = 0.000
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.922 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.dcp' for cell 'Uprogramrom_0/Uprgrom'
INFO: [Project 1-454] Reading design checkpoint 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'udmem/ram'
INFO: [Netlist 29-17] Analyzing 440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, uart/inst/upg_inst/upg_rx_i_IBUF_inst, from the path connected to top-level port: rx 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, tx_OBUF_inst, from the path connected to top-level port: tx 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clkout_upg' instantiated as 'cu' [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:35]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim/cpu_sim_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim/cpu_sim_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim/prgrom.mif'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim/cpu_sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_address_decoder
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_axi_uartlite
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_baudrate
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cdc_sync
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_i_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_i_f__parameterized0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_pselect_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_slave_attachment
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_core
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_rx
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_tx
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__uart_bmpg
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__upg
INFO: [VRFC 10-311] analyzing module RAM__bindec
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module prgrom__bindec
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cpu_sim_func_synth xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.prgrom__bindec
Compiling module xil_defaultlib.prgrom__blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b010101,RDA...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b0100000,I...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010011,IN...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom__blk_mem_gen_top
Compiling module xil_defaultlib.prgrom__blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.prgrom__blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.prgrom
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.clkout_upg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.decode32
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.leds
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.show
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_pselect_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_pselect_f_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_address_de...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_slave_atta...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_axi_lite_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_baudrate
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cdc_sync
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cntr_incr_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_f...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_f...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cntr_incr_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_t...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_c...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_axi_uartli...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart
Compiling module xil_defaultlib.uart_bmpg_0__uart_bmpg
Compiling module xil_defaultlib.uart_bmpg_0__upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.RAM__bindec
Compiling module xil_defaultlib.RAM__blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM__blk_mem_gen_top
Compiling module xil_defaultlib.RAM__blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.RAM__blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_func_synth

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim/xsim.dir/cpu_sim_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 18:01:59 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2738.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_func_synth -key {Post-Synthesis:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/reset was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/clock was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Zero was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Read_data_1 was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Instruction_i was not found in the design.
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2745.566 ; gain = 27.645
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cu/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/.Xil/Vivado-12124-Bill/dcp4/clkout_upg.edf:297]
Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/.Xil/Vivado-15056-Bill/dcp18/cpu_board.xdc]
Finished Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/.Xil/Vivado-15056-Bill/dcp18/cpu_board.xdc]
Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/.Xil/Vivado-15056-Bill/dcp18/cpu_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.xdc:57]
Finished Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/.Xil/Vivado-15056-Bill/dcp18/cpu_early.xdc]
Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/.Xil/Vivado-15056-Bill/dcp18/cpu.xdc]
Finished Parsing XDC File [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/.Xil/Vivado-15056-Bill/dcp18/cpu.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.322 . Memory (MB): peak = 2916.281 ; gain = 3.586
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 2916.281 ; gain = 3.586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim/cpu_sim_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim/cpu_sim_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim/prgrom.mif'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim/cpu_sim_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-311] analyzing module clkout_upg_clkout_upg_clk_wiz
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_address_decoder
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_axi_uartlite
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_baudrate
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cdc_sync
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_i_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_i_f__parameterized0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_pselect_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_slave_attachment
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_core
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_rx
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_tx
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__uart_bmpg
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__upg
INFO: [VRFC 10-311] analyzing module RAM_bindec
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module RAM_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module prgrom_bindec
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cpu_sim_func_impl xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.prgrom_bindec
Compiling module xil_defaultlib.prgrom_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b010101,RDA...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b0100000,I...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010011,IN...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom_blk_mem_gen_top
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.prgrom
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module xil_defaultlib.clkout_upg_clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.decode32
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.leds
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.show
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_pselect_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_pselect_f_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_address_de...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_slave_atta...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_axi_lite_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_baudrate
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cdc_sync
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cntr_incr_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_f...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_f...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cntr_incr_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_t...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_c...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_axi_uartli...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart
Compiling module xil_defaultlib.uart_bmpg_0__uart_bmpg
Compiling module xil_defaultlib.uart_bmpg_0__upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.RAM_bindec
Compiling module xil_defaultlib.RAM_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM_blk_mem_gen_top
Compiling module xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.RAM_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_func_impl

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim/xsim.dir/cpu_sim_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 18:03:20 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2984.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_func_impl -key {Post-Implementation:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/reset was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/clock was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Zero was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Read_data_1 was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Instruction_i was not found in the design.
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2996.699 ; gain = 251.082
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/cpu_sim_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/cpu_sim_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3010.766 ; gain = 1.898
INFO: [SIM-utils-36] Netlist generated:P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/cpu_sim_time_synth.v
INFO: [SIM-utils-37] SDF generated:P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/cpu_sim_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/prgrom.mif'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/cpu_sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_address_decoder
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_axi_uartlite
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_baudrate
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cdc_sync
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_i_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_dynshreg_i_f__parameterized0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_pselect_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_slave_attachment
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_core
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_rx
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__axi_uart_uartlite_tx
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__uart_bmpg
INFO: [VRFC 10-311] analyzing module uart_bmpg_0__upg
INFO: [VRFC 10-311] analyzing module RAM__bindec
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module RAM__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module prgrom__bindec
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module prgrom__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cpu_sim_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cpu_sim_time_synth.sdf", for root module "cpu_sim/CPU".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cpu_sim_time_synth.sdf", for root module "cpu_sim/CPU".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.prgrom__bindec
Compiling module xil_defaultlib.prgrom__blk_mem_gen_mux
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b010101,RDA...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b0100000,I...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b010011,IN...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom__blk_mem_gen_top
Compiling module xil_defaultlib.prgrom__blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.prgrom__blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.prgrom
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.clkout_cpu
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.clkout_upg
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.decode32
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.leds
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.show
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_pselect_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_pselect_f_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_address_de...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_slave_atta...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_axi_lite_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_baudrate
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_i...
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cdc_sync
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cntr_incr_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_f...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_f...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cntr_incr_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_t...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_c...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_axi_uartli...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart
Compiling module xil_defaultlib.uart_bmpg_0__uart_bmpg
Compiling module xil_defaultlib.uart_bmpg_0__upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.RAM__bindec
Compiling module xil_defaultlib.RAM__blk_mem_gen_mux
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM__blk_mem_gen_top
Compiling module xil_defaultlib.RAM__blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.RAM__blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_time_synth

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/xsim.dir/cpu_sim_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 18:05:21 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:47 . Memory (MB): peak = 3010.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_time_synth -key {Post-Synthesis:sim_1:Timing:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/reset was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/clock was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Zero was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Read_data_1 was not found in the design.
WARNING: Simulation object /cpu_sim/CPU/Uifetc32/Instruction_i was not found in the design.
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB18E1.v" Line 982: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk982_107710 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB18E1.v" Line 982: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk982_107710 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1341: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1341_108855 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1341: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1341_108855 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1341: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1341_108855 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1341: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1341_108855 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1341: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1341_108855 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1341: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1341_108855 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1341: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1341_108855 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1341: Timing violation in scope /cpu_sim/CPU/udmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1341_108855 at time 2064 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_p,enarden_clka_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 154: Timing violation in scope /cpu_sim/CPU/kb/cnt_reg[1]/TChk154_26985 at time 103195 ps $recrem (posedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /cpu_sim/CPU/kb/cnt_reg[0]/TChk152_26983 at time 153195 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 159285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 161285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 167285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 169285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 175285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 177285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 183285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 185285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 185300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 187300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 189300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 191285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 191300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 193285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 193300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 195300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 197300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 199285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 199300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 201285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 201300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 154: Timing violation in scope /cpu_sim/CPU/kb/cnt_reg[0]/TChk154_26985 at time 203195 ps $recrem (posedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 154: Timing violation in scope /cpu_sim/CPU/kb/cnt_reg[3]/TChk154_26985 at time 203195 ps $recrem (posedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 154: Timing violation in scope /cpu_sim/CPU/kb/cnt_reg[4]/TChk154_26985 at time 203195 ps $recrem (posedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /cpu_sim/CPU/kb/cnt_reg[0]/TChk152_26983 at time 253195 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 259285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 261285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 267285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 269285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 275285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 277285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 283285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 285285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 285300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 287300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 289300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 291285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 291300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 293285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 293300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 295300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 297300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 299285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 299300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 301285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 301300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 303300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 305300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 307285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 307300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 309285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 309300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 311300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 313300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 315285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 315300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 317285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 323285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 325285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 331285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 333285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 339285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 341285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 347285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 349285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 349300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 351300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 353300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 355285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 355300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 357285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 357300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 359300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 361300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 363285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 363300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 365285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 365300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 367300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 369300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 371285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 371300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 373285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 373300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 375300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 377300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 379285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 379300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 381285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 387285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 389285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 395285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 397285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 403285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 405285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 411285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 413285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 413300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 415300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 417300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 419285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 419300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 421285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 421300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 423300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 425300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 427285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 427300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 429285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 429300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 431300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 433300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 435285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 435300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 437285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 437300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 439300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 441300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 443285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 443300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 445285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 451285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 453285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 459285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 461285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 467285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 469285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 475285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 477285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 477300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 479300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 481300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 483285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 483300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 485285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 485300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 487300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 489300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 491285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 491300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 493285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 493300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 495300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 497300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 499285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 499300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 501285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 501300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 503300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 505300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 507285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 507300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 509285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 515285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 517285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 523285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 525285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 531285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 533285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 539285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 541285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 541300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 543300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 545300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 547285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 547300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 549285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 549300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 551300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 553300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 555285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 555300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 557285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 557300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 559300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 561300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 563285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 563300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 565285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 565300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 567300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 569300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 571285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 571300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 573285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 579285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 581285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 587285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 589285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 595285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 597285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 603285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 605285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 605300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 607300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 609300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 611285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 611300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 613285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 613300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 615300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 617300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 619285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 619300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 621285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 621300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 623300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 625300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 627285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 627300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 629285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 629300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 631300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 633300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 635285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 635300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 637285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 643285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 645285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 651285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 653285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 659285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 661285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 667285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 669285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 669300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 671300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 673300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 675285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 675300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 677285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 677300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 679300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 681300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 683285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 683300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 685285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 685300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 687300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 689300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 691285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 691300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 693285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 693300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 695300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 697300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 699285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 699300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 701285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 707285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 709285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 715285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 717285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 723285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 725285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 731285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 733285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 733300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 735300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 737300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 739285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 739300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 741285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 741300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 743300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 745300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 747285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 747300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 749285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 749300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 751300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 753300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 755285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 755300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 757285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 757300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 759300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 761300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 763285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 763300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 765285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 771285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 773285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 779285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 781285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 787285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 789285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 795285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 797285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 797300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 799300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 801300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 803285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 803300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 805285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 805300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 807300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 809300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 811285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 811300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 813285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 813300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 815300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 817300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 819285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 819300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 821285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 821300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 823300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 825300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 827285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 827300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 829285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 835285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 837285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 843285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 845285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 851285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 853285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 859285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 861285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 861300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 863300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 865300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 867285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 867300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 869285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 869300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 871300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 873300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 875285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 875300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 877285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 877300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 879300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 881300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 883285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 883300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 885285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 885300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 887300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 889300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 891285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 891300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 893285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 899285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 901285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 907285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 909285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 915285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 917285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 923285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 925285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 925300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 927300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 929300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 931285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 931300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 933285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 933300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 935300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 937300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 939285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 939300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 941285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 941300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 943300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 945300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 947285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 947300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 949285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 949300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 951300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 953300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 955285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 955300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 957285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 963285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 965285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 971285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 973285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 979285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 981285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 987285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 989285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 989300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 991300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 993300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 995285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 995300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[1]/TChk162_26993 at time 997285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk160_26991 at time 997300 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Softwares\Vivado\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /cpu_sim/CPU/cc/cnt_reg[4]/TChk162_26993 at time 999300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:01:36 . Memory (MB): peak = 3012.578 ; gain = 15.758
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3026.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3026.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3026.949 ; gain = 0.000
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3026.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3026.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3026.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3026.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3026.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.285 ; gain = 28.336
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 26 18:41:18 2023] Launched synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1/runme.log
[Fri May 26 18:41:18 2023] Launched impl_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 26 19:12:44 2023] Launched synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1/runme.log
[Fri May 26 19:12:44 2023] Launched impl_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../tools/output/prgmip32.coe'
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs -jobs 8 prgrom_synth_1
[Fri May 26 19:22:43 2023] Launched prgrom_synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3257.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3262.344 ; gain = 4.668
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3263.379 ; gain = 0.852
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3263.453 ; gain = 0.074
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3264.496 ; gain = 0.594
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3278.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3284.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3284.930 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3284.930 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3284.930 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3284.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3284.930 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3284.930 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3284.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3284.930 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3284.930 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 26 21:38:33 2023] Launched synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1/runme.log
[Fri May 26 21:38:33 2023] Launched impl_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3284.930 ; gain = 0.000
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3284.930 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'p:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../tools/output/prgmip32.coe'
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/prgrom_synth_1

launch_runs -jobs 8 prgrom_synth_1
[Fri May 26 22:03:06 2023] Launched prgrom_synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Softwares/Vivado/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Zero [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:196]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port kbrdata [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkout_cpu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkout_upg_clk_wiz
Compiling module xil_defaultlib.clkout_upg
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.Uprogramrom_0.Uprgrom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.CPU.udmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_sim.CPU.cu.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.980 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 26 22:16:57 2023] Launched synth_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/synth_1/runme.log
[Fri May 26 22:16:58 2023] Launched impl_1...
Run output will be captured here: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 26 23:04:40 2023...
