
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.960894                       # Number of seconds simulated
sim_ticks                                960894475500                       # Number of ticks simulated
final_tick                               1728726436000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92936                       # Simulator instruction rate (inst/s)
host_op_rate                                   111526                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44650711                       # Simulator tick rate (ticks/s)
host_mem_usage                                4054156                       # Number of bytes of host memory used
host_seconds                                 21520.25                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2400069068                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       401152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    994427136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          994828288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       401152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        401152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    345918848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       345918848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     15537924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15544192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5404982                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5404982                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       417478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1034897339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1035314817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       417478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           417478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       359996708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            359996708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       359996708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       417478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1034897339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1395311525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    15544192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5404982                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15544192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5404982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              994665024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  163264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               345917888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               994828288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            345918848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2551                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            964627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            955508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            971221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            965774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            975950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            971785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            976646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            981082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            977873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            970869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           966088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           968350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           957527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           978958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           985139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           974244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            331729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            332332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            334558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            339360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            339615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            341253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            339522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           336643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           332845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           335458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           342937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           344302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           338672                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  960894157500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15544192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5404982                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6986522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4990234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2259580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1304981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  44206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  46538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 236023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 308977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 330867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 336054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 335977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 336501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 336703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 335813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 337230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 338585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 338523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 342269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 342735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 345394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 343378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 364093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5899487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.236615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.545421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.325434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3936535     66.73%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       445026      7.54%     74.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       295099      5.00%     79.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       175730      2.98%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       181371      3.07%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       111866      1.90%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       291046      4.93%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48853      0.83%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       413961      7.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5899487                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       330699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.996299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.996639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.914288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        329805     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          689      0.21%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          118      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           38      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           27      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        330699                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       330699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.344068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           282424     85.40%     85.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2724      0.82%     86.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32236      9.75%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7394      2.24%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5299      1.60%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              535      0.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        330699                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 437039085750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            728444854500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                77708205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28120.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46870.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1035.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       360.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1035.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    360.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 10450259                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4596855                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      45867.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              20907040980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11112348225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             55424914020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            14059208700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         72490026960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         134291604420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2916264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    252469618920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     19789065120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      13705210440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           597167977815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            621.470920                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         658788481250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1305702500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   30675216000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  53599492250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  51533188750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  270125075750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 553655800250                       # Time in different power states
system.mem_ctrls_1.actEnergy              21215346180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11276204940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             55542402720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            14154719040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         72550876320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         135338998800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2979596640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    253055027730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18855208800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      13348938015                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           598321074345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            622.670943                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         656330996750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1244982750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   30700440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  52283368000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  49101749250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  272617895750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 554946039750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          29728925                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           382294687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          29729949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.858908                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.060580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.939420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1004865073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1004865073                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    262555142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       262555142                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    119648374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      119648374                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2915                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2915                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2986                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2986                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    382203516                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        382203516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    382203536                       # number of overall hits
system.cpu.dcache.overall_hits::total       382203536                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     56603943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      56603943                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     48754623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     48754623                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           71                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    105358566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      105358566                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    105358566                       # number of overall misses
system.cpu.dcache.overall_misses::total     105358566                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 3138674303500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3138674303500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3078571674563                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3078571674563                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      5519500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5519500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6217245978063                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6217245978063                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6217245978063                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6217245978063                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    319159085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    319159085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    168402997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    168402997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    487562082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    487562082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    487562102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    487562102                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.177353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.177353                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.289512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.289512                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.023778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.216093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.216093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.216093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.216093                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 55449.746734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55449.746734                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63144.200183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63144.200183                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 77739.436620                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77739.436620                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 59010.351167                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59010.351167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 59010.351167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59010.351167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    309231083                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8197706                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.721661                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     11041103                       # number of writebacks
system.cpu.dcache.writebacks::total          11041103                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     35438924                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     35438924                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     40190788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     40190788                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     75629712                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     75629712                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     75629712                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     75629712                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     21165019                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     21165019                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      8563835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8563835                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           71                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     29728854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     29728854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     29728854                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     29728854                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1187649075500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1187649075500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 449262359325                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 449262359325                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5448500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5448500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1636911434825                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1636911434825                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1636911434825                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1636911434825                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.066315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.050853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.023778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.060974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.060974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060974                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 56113.773179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56113.773179                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 52460.417479                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52460.417479                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 76739.436620                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76739.436620                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 55061.370170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55061.370170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 55061.370170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55061.370170                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              7080                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           528168014                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          69569.021865                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   129.639109                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   382.360891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.253201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.746799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         506258324                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        506258324                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    253117530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       253117530                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    253117530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        253117530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    253117530                       # number of overall hits
system.cpu.icache.overall_hits::total       253117530                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         8092                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8092                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         8092                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8092                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         8092                       # number of overall misses
system.cpu.icache.overall_misses::total          8092                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    610724000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    610724000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    610724000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    610724000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    610724000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    610724000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    253125622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    253125622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    253125622                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    253125622                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    253125622                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    253125622                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 75472.565497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75472.565497                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 75472.565497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75472.565497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 75472.565497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75472.565497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         7080                       # number of writebacks
system.cpu.icache.writebacks::total              7080                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1012                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1012                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1012                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1012                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1012                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1012                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         7080                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7080                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         7080                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7080                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         7080                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7080                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    548014500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    548014500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    548014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    548014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    548014500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    548014500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 77403.177966                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77403.177966                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 77403.177966                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77403.177966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 77403.177966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77403.177966                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  15550682                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    44118937                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15583450                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.831141                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       12.920732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         56.351808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    10.822038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32687.905422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.997556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10574                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 491196754                       # Number of tag accesses
system.l2.tags.data_accesses                491196754                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11041103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11041103                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6996                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6996                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      4110911                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4110911                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                812                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     10080082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10080082                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           812                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      14190993                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14191805                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          812                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     14190993                       # number of overall hits
system.l2.overall_hits::total                14191805                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data      4453615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4453615                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         6268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6268                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data     11084317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11084317                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         6268                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     15537932                       # number of demand (read+write) misses
system.l2.demand_misses::total               15544200                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6268                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     15537932                       # number of overall misses
system.l2.overall_misses::total              15544200                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data 391101148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  391101148000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    528351500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    528351500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 1047623115500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1047623115500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    528351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1438724263500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1439252615000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    528351500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1438724263500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1439252615000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11041103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11041103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6996                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6996                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      8564526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8564526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         7080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     21164399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21164399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         7080                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     29728925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29736005                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         7080                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     29728925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29736005                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.520007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.520007                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.885311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.885311                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.523725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.523725                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.885311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.522654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.522740                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.885311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.522654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.522740                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87816.559806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87816.559806                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 84293.474793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84293.474793                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 94513.998066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94513.998066                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84293.474793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92594.321014                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92590.973804                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84293.474793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92594.321014                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92590.973804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              5404982                       # number of writebacks
system.l2.writebacks::total                   5404982                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4453615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4453615                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         6268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6268                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data     11084309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11084309                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     15537924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15544192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     15537924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15544192                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 346564998000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 346564998000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    465671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    465671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 936779499000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 936779499000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    465671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1283344497000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1283810168500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    465671500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1283344497000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1283810168500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.520007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.520007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.885311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.885311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.523724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.523724                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.885311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.522653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.522740                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.885311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.522653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.522740                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77816.559806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77816.559806                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 74293.474793                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74293.474793                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 84514.018781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84514.018781                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74293.474793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82594.334803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82590.987586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74293.474793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82594.334803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82590.987586                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      31088221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15544192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11090577                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5404982                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10139047                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4453615                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4453615                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11090577                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     46632413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46632413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1340747136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1340747136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15544192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15544192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15544192                       # Request fanout histogram
system.membus.reqLayer0.occupancy         26354074500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42227285000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        57102622                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     57031557                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       814785                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     56674517                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        54763548                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     96.628169                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            8381                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          271                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits          129                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          142                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           88                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1728726436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1921788951                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    253915290                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1020876507                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            57102622                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     54772058                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1666305296                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1794318                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         253125623                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        209819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1921117790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.639540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.136423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1401534648     72.95%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        120571581      6.28%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         88975225      4.63%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        310036336     16.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1921117790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.029713                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.531212                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        157518458                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1305249589                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         394898614                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      62555008                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         896093                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     53860325                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1140                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1213757418                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       3305954                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         896093                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        191072338                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       674175890                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       252666                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         420571202                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     634149575                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1209813871                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       1865497                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      62676211                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         191393                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      263682405                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      328666846                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents           10                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2166828566                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8661658783                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1093493878                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1148039447                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2154498285                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         12330243                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3107                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3109                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         134278013                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    329355623                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    168525838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      1657424                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       162371                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1208381015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         9176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1245032340                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       228213                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4551171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18411330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          192                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1921117790                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.648077                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.154492                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1337420221     69.62%     69.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    205405502     10.69%     80.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    172085365      8.96%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    153040559      7.97%     97.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     39429473      2.05%     99.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      8592625      0.45%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1953417      0.10%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1592112      0.08%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1598516      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1921117790                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        30106774     48.03%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1179252      1.88%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              20      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      1833081      2.92%     52.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        22951      0.04%     52.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     52.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       677954      1.08%     53.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       581495      0.93%     54.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      2275757      3.63%     58.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      2337733      3.73%     62.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt        20915      0.03%     62.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       14730154     23.50%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       8914020     14.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     442066479     35.51%     35.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3670129      0.29%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1110      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     35.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     77216005      6.20%     42.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      1515172      0.12%     42.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        10614      0.00%     42.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     13984579      1.12%     43.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     49169445      3.95%     47.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     64915260      5.21%     52.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     55630079      4.47%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt      1450340      0.12%     57.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     81385780      6.54%     63.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     87946214      7.06%     70.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    285577053     22.94%     93.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     80494081      6.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1245032340                       # Type of FU issued
system.switch_cpus.iq.rate                   0.647851                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            62680106                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.050344                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3209445274                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    610247825                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    604956897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1264645512                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    602791089                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    600001452                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      671515196                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       636197250                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9602731                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1783239                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4672                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        97556                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       119516                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          645                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     41638709                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         896093                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1280472                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     116097359                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1208390199                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     329355623                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    168525838                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3104                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          10223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     116038203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        97556                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       657352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       157905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       815257                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1243444429                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     366147982                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1587908                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     8                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            534566984                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         55729063                       # Number of branches executed
system.switch_cpus.iew.exec_stores          168419002                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.647024                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1204963332                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1204958349                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         553611185                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         952715949                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.626998                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.581087                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      2777072                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       813719                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1920167907                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.626945                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.825653                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1610647851     83.88%     83.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     96415055      5.02%     88.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     45738748      2.38%     91.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     31461686      1.64%     92.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21709178      1.13%     94.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16496744      0.86%     94.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9948498      0.52%     95.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9451199      0.49%     95.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     78298948      4.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1920167907                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1203839006                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              495978700                       # Number of memory references committed
system.switch_cpus.commit.loads             327572380                       # Number of loads committed
system.switch_cpus.commit.membars                5972                       # Number of memory barriers committed
system.switch_cpus.commit.branches           55703756                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          599981833                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         924920354                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         4376                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    440373538     36.58%     36.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3664672      0.30%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          753      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     77208979      6.41%     43.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     43.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      1515170      0.13%     43.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        10608      0.00%     43.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     13984579      1.16%     44.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     49139400      4.08%     48.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     64913219      5.39%     54.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     55599048      4.62%     58.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt      1450340      0.12%     58.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     70388297      5.85%     64.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     87914743      7.30%     71.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    257184083     21.36%     93.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     80491577      6.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1203839006                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      78298948                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3048484699                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2414182155                       # The number of ROB writes
system.switch_cpus.timesIdled                    7531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  671161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1203839006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.921789                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.921789                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.520349                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.520349                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1127048323                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       484101284                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1144787229                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        870274535                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4714847831                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        588299584                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      5036364436                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      214805451                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     59472010                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     29736004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        16251                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6653                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1728726436000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21171479                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16446085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7080                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28833522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8564526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8564526                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7080                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21164399                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     89186775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              89208015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       906240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2609281792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2610188032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15550682                       # Total snoops (count)
system.tol2bus.snoopTraffic                 345918848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45286687                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000506                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45263784     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22903      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45286687                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        40784188000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10625988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44593391991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
