Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov  9 17:17:21 2024
| Host         : aksel-Aspire-A315-56 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file u96v2_sbc_mp4d_wrapper_drc_routed.rpt -pb u96v2_sbc_mp4d_wrapper_drc_routed.pb -rpx u96v2_sbc_mp4d_wrapper_drc_routed.rpx
| Design       : u96v2_sbc_mp4d_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+--------------------------------------+------------+
| Rule      | Severity | Description                          | Violations |
+-----------+----------+--------------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining                     | 1          |
| RTSTAT-10 | Warning  | No routable loads                    | 1          |
| REQP-1935 | Advisory | RAMB36E2_nochange_collision_advisory | 2          |
+-----------+----------+--------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP u96v2_sbc_mp4d_i/example_0/U0/am_addmul_9ns_8ns_12ns_21_4_1_U1/example_am_addmul_9ns_8ns_12ns_21_4_1_DSP48_0_U/p_reg_reg input u96v2_sbc_mp4d_i/example_0/U0/am_addmul_9ns_8ns_12ns_21_4_1_U1/example_am_addmul_9ns_8ns_12ns_21_4_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
8 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[10],
u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[11],
u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[13],
u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[17],
u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[20],
u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[25],
u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[27]
u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[29].
Related violations: <none>

REQP-1935#1 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#2 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


