<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="1"><name>../../../Actel/DirectCore/COREAPBLSRAM/3.0.101/rtl/vhdl/test/user/XHDL_misc.vhd</name><fileType>VHDLSource</fileType></file><file fileid="2"><name>../../../Actel/DirectCore/COREAPBLSRAM/3.0.101/rtl/vhdl/test/user/XHDL_std_logic.vhd</name><fileType>VHDLSource</fileType></file><file fileid="3"><name>rtl/vhdl/test/user/testbench.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="4"><name>rtl/vhdl/core/CoreAPBLSRAM.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl/vhdl/core/lsram_1024to70656x16.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="6"><name>rtl/vhdl/core/lsram_2048to141312x8.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="7"><name>rtl/vhdl/core/lsram_512to35328x32.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="8"><name>rtl/vhdl/core/usram_64to2304x32.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="9"><name>rtl/vhdl/core/usram_64to4608x16.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="10"><name>rtl/vhdl/core/usram_128to9216x8.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>