I rewrote the Verilog code from:
https://github.com/mozerpol/NotesFromLearning/tree/master/learningVerilog/andWithTestbench
for learinig purposes. Output from ModelSim: <br/>
![a](https://user-images.githubusercontent.com/43972902/143583157-c4a885c1-35ea-4d9f-a67e-fe71c8b592fc.png)
