<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/riscvregs.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>riscvregs.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../os/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../os/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../os/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
</pre><pre class="rust"><code><span class="comment">// RISC-V registers</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">registers</span> {
    <span class="comment">// hart (core) id registers</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">mhartid</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() -&gt; <span class="ident">usize</span> {
            <span class="kw">let</span> <span class="ident">id</span>: <span class="ident">usize</span>;
            <span class="kw">unsafe</span> {
                <span class="macro">asm!</span>(<span class="string">&quot;csrr {}, mhartid&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">id</span>);
            }
            <span class="ident">id</span>
        }
    }

    <span class="comment">// Machine Status Register, mstatus</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">mstatus</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="comment">// Machine Status Register bit</span>
        <span class="kw">const</span> <span class="ident">MPP_MASK</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>;
        <span class="kw">const</span> <span class="ident">MIE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;

        <span class="comment">// Machine Previous Privilege mode</span>
        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">MPP</span> {
            <span class="ident">Machine</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Supervisor</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">User</span> <span class="op">=</span> <span class="number">0</span>,
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_read</span>() -&gt; <span class="ident">usize</span> {
            <span class="kw">let</span> <span class="ident">bits</span>: <span class="ident">usize</span>;
            <span class="macro">asm!</span>(<span class="string">&quot;csrr {}, mstatus&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
            <span class="ident">bits</span>
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_write</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrw mstatus, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
        }

        <span class="comment">// Machine Previous Privilege Mode</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_mpp</span>(<span class="ident">mpp</span>: <span class="ident">MPP</span>) {
            <span class="kw">unsafe</span> {
                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">_read</span>();
                <span class="ident">value</span> <span class="op">&amp;=</span> <span class="op">!</span><span class="ident">MPP_MASK</span>;
                <span class="ident">value</span> <span class="op">|</span><span class="op">=</span> (<span class="ident">mpp</span> <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>;
                <span class="ident">_write</span>(<span class="ident">value</span>);
            }
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_mie</span>() {
            <span class="kw">unsafe</span> {
                <span class="macro">asm!</span>(<span class="string">&quot;csrs mstatus, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">MIE</span>);
            }
        }
    }

    <span class="comment">// machine exception program counter, holds the</span>
    <span class="comment">// instruction address to which a return from</span>
    <span class="comment">// exception will go.</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">mepc</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">x</span>: <span class="ident">usize</span>) {
            <span class="kw">unsafe</span> {
                <span class="macro">asm!</span>(<span class="string">&quot;csrw mepc, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">x</span>);
            }
        }
    }

    <span class="comment">// Supervisor Status Register, sstatus</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">sstatus</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="comment">// Supervisor Status Register bit</span>
        <span class="kw">const</span> <span class="ident">SPP</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>; <span class="comment">// Previous mode, 1=Supervisor, 0=user</span>
        <span class="kw">const</span> <span class="ident">SPIE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>; <span class="comment">// Supervisor Previous Interrupt Enable</span>
        <span class="kw">const</span> <span class="ident">SIE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>; <span class="comment">// Supervisor Interrupt Enable</span>

        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>)]</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Sstatus</span> {
            <span class="ident">bits</span>: <span class="ident">usize</span>,
        }

        <span class="kw">impl</span> <span class="ident">Sstatus</span> {
            <span class="comment">// Supervisor Interrupt Enable</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span>(<span class="kw">in</span> <span class="ident"><span class="kw">crate</span>::riscvregs</span>) <span class="kw">fn</span> <span class="ident">sie</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">bool</span> {
                <span class="self">self</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="ident">SIE</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span>
            }

            <span class="comment">// Supervisor Previous Privilege mode</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spp</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">SPP</span> {
                <span class="kw">match</span> <span class="self">self</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="ident">SPP</span> {
                    <span class="number">0</span> =&gt; <span class="ident">SPP::User</span>,
                    <span class="kw">_</span> =&gt; <span class="ident">SPP::Supervisor</span>,
                }
            }

            <span class="comment">// restore status bits</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">restore</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
                <span class="kw">unsafe</span> {
                    <span class="ident">_write</span>(<span class="self">self</span>.<span class="ident">bits</span>);
                }
            }
        }

        <span class="comment">// Supervisor Previous Privilege Mode</span>
        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">SPP</span> {
            <span class="ident">Supervisor</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">User</span> <span class="op">=</span> <span class="number">0</span>,
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() -&gt; <span class="ident">Sstatus</span> {
            <span class="kw">let</span> <span class="ident">bits</span>: <span class="ident">usize</span>;
            <span class="kw">unsafe</span> { <span class="macro">asm!</span>(<span class="string">&quot;csrr {}, sstatus&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">bits</span>) }
            <span class="ident">Sstatus</span> { <span class="ident">bits</span> }
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_write</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrw sstatus, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
        }

        <span class="comment">// bit set</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_set</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrs sstatus, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
        }

        <span class="comment">// bit clear</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_clear</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrc sstatus, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span>(<span class="kw">in</span> <span class="ident"><span class="kw">crate</span>::riscvregs</span>) <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_sie</span>() {
            <span class="ident">_set</span>(<span class="ident">SIE</span>)
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span>(<span class="kw">in</span> <span class="ident"><span class="kw">crate</span>::riscvregs</span>) <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">clear_sie</span>() {
            <span class="ident">_clear</span>(<span class="ident">SIE</span>)
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_spie</span>() {
            <span class="ident">_set</span>(<span class="ident">SPIE</span>);
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_spp</span>(<span class="ident">spp</span>: <span class="ident">SPP</span>) {
            <span class="kw">match</span> <span class="ident">spp</span> {
                <span class="ident">SPP::Supervisor</span> =&gt; <span class="ident">_set</span>(<span class="ident">SPP</span>),
                <span class="ident">SPP::User</span> =&gt; <span class="ident">_clear</span>(<span class="ident">SPP</span>),
            }
        }
    }

    <span class="comment">// Supervisor Interrupt Pending</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">sip</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="kw">const</span> <span class="ident">SSIP</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;

        <span class="comment">// Supervisor Software Interrupt Pending</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">clear_ssoft</span>() {
            <span class="macro">asm!</span>(<span class="string">&quot;csrc sip, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">SSIP</span>);
        }
    }

    <span class="comment">// Supervisor Interrupt Enable</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">sie</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="kw">const</span> <span class="ident">SEIE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>; <span class="comment">// external</span>
        <span class="kw">const</span> <span class="ident">STIE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>; <span class="comment">// timer</span>
        <span class="kw">const</span> <span class="ident">SSIE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>; <span class="comment">// software</span>

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_set</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrs sie, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_sext</span>() {
            <span class="ident">_set</span>(<span class="ident">SEIE</span>);
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_stimer</span>() {
            <span class="ident">_set</span>(<span class="ident">STIE</span>);
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_ssoft</span>() {
            <span class="ident">_set</span>(<span class="ident">SSIE</span>);
        }
    }

    <span class="comment">// Machine-mode Interrupt Enable</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">mie</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="kw">const</span> <span class="ident">MTIE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_mtimer</span>() {
            <span class="macro">asm!</span>(<span class="string">&quot;csrs mie, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">MTIE</span>);
        }
    }

    <span class="comment">// supervisor exceptions program counter, holds the</span>
    <span class="comment">// instruction address to which a return from</span>
    <span class="comment">// exception will go.</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">sepc</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() -&gt; <span class="ident">usize</span> {
            <span class="kw">let</span> <span class="ident">bits</span>: <span class="ident">usize</span>;
            <span class="kw">unsafe</span> {
                <span class="macro">asm!</span>(<span class="string">&quot;csrr {}, sepc&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
            }
            <span class="ident">bits</span>
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="kw">unsafe</span> {
                <span class="macro">asm!</span>(<span class="string">&quot;csrw sepc, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
            }
        }
    }

    <span class="comment">// Machine Exception Delegation</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">medeleg</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_all</span>() {
            <span class="macro">asm!</span>(<span class="string">&quot;csrw medeleg, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="number">0xffff</span>);
        }
    }

    <span class="comment">// Machine Interrupt Delegation</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">mideleg</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_all</span>() {
            <span class="macro">asm!</span>(<span class="string">&quot;csrw mideleg, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="number">0xffff</span>);
        }
    }

    <span class="comment">// Supervisor Trap-Vector Base Address</span>
    <span class="comment">// low two bits are mode.</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">stvec</span> {
        <span class="kw">pub</span> <span class="kw">use</span> <span class="ident"><span class="kw">super</span>::mtvec::TrapMode</span>;
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">addr</span>: <span class="ident">usize</span>, <span class="ident">mode</span>: <span class="ident">TrapMode</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrw stvec, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">addr</span> <span class="op">+</span> <span class="ident">mode</span> <span class="kw">as</span> <span class="ident">usize</span>);
        }
    }

    <span class="comment">// Machine-mode interrupt vector</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">mtvec</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">TrapMode</span> {
            <span class="ident">Direct</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Vectored</span> <span class="op">=</span> <span class="number">1</span>,
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">addr</span>: <span class="ident">usize</span>, <span class="ident">mode</span>: <span class="ident">TrapMode</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrw mtvec, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">addr</span> <span class="op">+</span> <span class="ident">mode</span> <span class="kw">as</span> <span class="ident">usize</span>);
        }
    }

    <span class="comment">// Physical Memory Protection Configuration</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">pmpcfg0</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="comment">// Permission enum contains all possible permission modes for pmp registers</span>
        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>)]</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Permission</span> {
            <span class="ident">NONE</span> <span class="op">=</span> <span class="number">0b000</span>,
            <span class="ident">R</span> <span class="op">=</span> <span class="number">0b001</span>,
            <span class="ident">W</span> <span class="op">=</span> <span class="number">0b010</span>,
            <span class="ident">RW</span> <span class="op">=</span> <span class="number">0b011</span>,
            <span class="ident">X</span> <span class="op">=</span> <span class="number">0b100</span>,
            <span class="ident">RX</span> <span class="op">=</span> <span class="number">0b101</span>,
            <span class="ident">WX</span> <span class="op">=</span> <span class="number">0b110</span>,
            <span class="ident">RWX</span> <span class="op">=</span> <span class="number">0b111</span>,
        }

        <span class="comment">// Range enum contains all possible addressing modes for pmp registers</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Range</span> {
            <span class="ident">OFF</span> <span class="op">=</span> <span class="number">0b00</span>,
            <span class="ident">TOR</span> <span class="op">=</span> <span class="number">0b01</span>,
            <span class="ident">NA4</span> <span class="op">=</span> <span class="number">0b10</span>,
            <span class="ident">NAPOT</span> <span class="op">=</span> <span class="number">0b11</span>,
        }

        <span class="comment">// Set the pmp configuration corresponging to the index</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_pmp</span>(<span class="ident">index</span>: <span class="ident">usize</span>, <span class="ident">range</span>: <span class="ident">Range</span>, <span class="ident">permission</span>: <span class="ident">Permission</span>, <span class="ident">locked</span>: <span class="ident">bool</span>) {
            <span class="macro">assert!</span>(<span class="ident">index</span> <span class="op">&lt;</span> <span class="number">8</span>);
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">_read</span>();
            <span class="kw">let</span> <span class="ident">byte</span> <span class="op">=</span> (<span class="ident">locked</span> <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span> <span class="op">|</span> (<span class="ident">range</span> <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span> <span class="op">|</span> (<span class="ident">permission</span> <span class="kw">as</span> <span class="ident">usize</span>);
            <span class="ident">value</span> <span class="op">|</span><span class="op">=</span> <span class="ident">byte</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="number">8</span> <span class="op">*</span> <span class="ident">index</span>);
            <span class="ident">_write</span>(<span class="ident">value</span>);
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_read</span>() -&gt; <span class="ident">usize</span> {
            <span class="kw">let</span> <span class="ident">bits</span>: <span class="ident">usize</span>;
            <span class="macro">asm!</span>(<span class="string">&quot;csrr {}, pmpcfg0&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
            <span class="ident">bits</span>
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_write</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrw pmpcfg0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
        }
    }

    <span class="comment">// Physical memory protection address register</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">pmpaddr0</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="kw">unsafe</span> {
                <span class="macro">asm!</span>(<span class="string">&quot;csrw pmpaddr0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
            }
        }
    }

    <span class="comment">// Supervisor address translation and protection;</span>
    <span class="comment">// holds the address of the page table.</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">satp</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="comment">// stap register</span>
        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>)]</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Satp</span> {
            <span class="ident">bits</span>: <span class="ident">usize</span>,
        }

        <span class="comment">// 64-bit satp mode</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Mode</span> {
            <span class="comment">// No translation or protection</span>
            <span class="ident">Bare</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="comment">// Page-based 39-bit virtual addressing</span>
            <span class="ident">Sv39</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="comment">// Page-based 48-bit virtual addressing</span>
            <span class="ident">Sv48</span> <span class="op">=</span> <span class="number">9</span>,
            <span class="comment">// Page-based 57-bit virtual addressing</span>
            <span class="ident">Sv57</span> <span class="op">=</span> <span class="number">10</span>,
            <span class="comment">// Page-based 64-bit virtual addressing</span>
            <span class="ident">Sv64</span> <span class="op">=</span> <span class="number">11</span>,
        }

        <span class="kw">impl</span> <span class="ident">Satp</span> {
            <span class="comment">// Return the contents of the register as raw bits</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
                <span class="self">self</span>.<span class="ident">bits</span>
            }
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">read</span>() -&gt; <span class="ident">Satp</span> {
            <span class="kw">let</span> <span class="ident">bits</span>: <span class="ident">usize</span>;
            <span class="macro">asm!</span>(<span class="string">&quot;csrr {}, satp&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
            <span class="ident">Satp</span> { <span class="ident">bits</span> }
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="macro">asm!</span>(<span class="string">&quot;csrw satp, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">make</span>(<span class="ident">mode</span>: <span class="ident">Mode</span>, <span class="ident">asid</span>: <span class="ident">usize</span>, <span class="ident">ppn</span>: <span class="ident">usize</span>) -&gt; <span class="ident">usize</span> {
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">bits</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">0</span>;
            <span class="ident">bits</span> <span class="op">|</span><span class="op">=</span> (<span class="ident">mode</span> <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">60</span>;
            <span class="ident">bits</span> <span class="op">|</span><span class="op">=</span> <span class="ident">asid</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">44</span>;
            <span class="ident">bits</span> <span class="op">|</span><span class="op">=</span> <span class="ident">ppn</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">12</span>;
            <span class="ident">bits</span>
        }
    }

    <span class="comment">// mscratch register</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">mscratch</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">bits</span>: <span class="ident">usize</span>) {
            <span class="kw">unsafe</span> {
                <span class="macro">asm!</span>(<span class="string">&quot;csrw mscratch, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
            }
        }
    }

    <span class="comment">// Supervisor Trap Cause</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">scause</span> {
        <span class="kw">use</span> <span class="ident">core</span>::{<span class="ident">arch::asm</span>, <span class="ident">mem::size_of</span>};

        <span class="comment">// scause register</span>
        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Scause</span> {
            <span class="ident">bits</span>: <span class="ident">usize</span>,
        }

        <span class="comment">// Trap Cause</span>
        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Trap</span> {
            <span class="ident">Interrupt</span>(<span class="ident">Interrupt</span>),
            <span class="ident">Exception</span>(<span class="ident">Exception</span>),
        }

        <span class="comment">// Interrupt</span>
        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Interrupt</span> {
            <span class="ident">UserSoft</span>,
            <span class="ident">SupervisorSoft</span>,
            <span class="ident">UserTimer</span>,
            <span class="ident">SupervisorTimer</span>,
            <span class="ident">UserExternal</span>,
            <span class="ident">SupervisorExternal</span>,
            <span class="ident">Unknown</span>,
        }

        <span class="comment">// Exception</span>
        <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Copy</span>, <span class="ident">Clone</span>, <span class="ident">Debug</span>, <span class="ident">Eq</span>, <span class="ident">PartialEq</span>)]</span>
        <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Exception</span> {
            <span class="ident">InstructionMisaligned</span>,
            <span class="ident">InstructionFault</span>,
            <span class="ident">IllegalInstruction</span>,
            <span class="ident">Breakpoint</span>,
            <span class="ident">LoadFault</span>,
            <span class="ident">StoreMisaligned</span>,
            <span class="ident">StoreFault</span>,
            <span class="ident">UserEnvCall</span>,
            <span class="ident">InstructionPageFault</span>,
            <span class="ident">LoadPageFault</span>,
            <span class="ident">StorePageFault</span>,
            <span class="ident">Unknown</span>,
        }

        <span class="kw">impl</span> <span class="ident">Interrupt</span> {
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">nr</span>: <span class="ident">usize</span>) -&gt; <span class="self">Self</span> {
                <span class="kw">match</span> <span class="ident">nr</span> {
                    <span class="number">0</span> =&gt; <span class="ident">Interrupt::UserSoft</span>,
                    <span class="number">1</span> =&gt; <span class="ident">Interrupt::SupervisorSoft</span>,
                    <span class="number">4</span> =&gt; <span class="ident">Interrupt::UserTimer</span>,
                    <span class="number">5</span> =&gt; <span class="ident">Interrupt::SupervisorTimer</span>,
                    <span class="number">8</span> =&gt; <span class="ident">Interrupt::UserExternal</span>,
                    <span class="number">9</span> =&gt; <span class="ident">Interrupt::SupervisorExternal</span>,
                    <span class="kw">_</span> =&gt; <span class="ident">Interrupt::Unknown</span>,
                }
            }
        }

        <span class="kw">impl</span> <span class="ident">Exception</span> {
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">nr</span>: <span class="ident">usize</span>) -&gt; <span class="self">Self</span> {
                <span class="kw">match</span> <span class="ident">nr</span> {
                    <span class="number">0</span> =&gt; <span class="ident">Exception::InstructionMisaligned</span>,
                    <span class="number">1</span> =&gt; <span class="ident">Exception::InstructionFault</span>,
                    <span class="number">2</span> =&gt; <span class="ident">Exception::IllegalInstruction</span>,
                    <span class="number">3</span> =&gt; <span class="ident">Exception::Breakpoint</span>,
                    <span class="number">5</span> =&gt; <span class="ident">Exception::LoadFault</span>,
                    <span class="number">6</span> =&gt; <span class="ident">Exception::StoreMisaligned</span>,
                    <span class="number">7</span> =&gt; <span class="ident">Exception::StoreFault</span>,
                    <span class="number">8</span> =&gt; <span class="ident">Exception::UserEnvCall</span>,
                    <span class="number">12</span> =&gt; <span class="ident">Exception::InstructionPageFault</span>,
                    <span class="number">13</span> =&gt; <span class="ident">Exception::LoadPageFault</span>,
                    <span class="number">15</span> =&gt; <span class="ident">Exception::StorePageFault</span>,
                    <span class="kw">_</span> =&gt; <span class="ident">Exception::Unknown</span>,
                }
            }
        }

        <span class="kw">impl</span> <span class="ident">Scause</span> {
            <span class="comment">// Returns the contents of the register as raw bits</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
                <span class="self">self</span>.<span class="ident">bits</span>
            }

            <span class="comment">// Returns the code field</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">code</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
                <span class="kw">let</span> <span class="ident">bit</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">usize</span><span class="op">&gt;</span>() <span class="op">*</span> <span class="number">8</span> <span class="op">-</span> <span class="number">1</span>);
                <span class="self">self</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="op">!</span><span class="ident">bit</span>
            }

            <span class="comment">// Trap cause</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">cause</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">Trap</span> {
                <span class="kw">if</span> <span class="self">self</span>.<span class="ident">is_interrupt</span>() {
                    <span class="ident">Trap::Interrupt</span>(<span class="ident">Interrupt::from</span>(<span class="self">self</span>.<span class="ident">code</span>()))
                } <span class="kw">else</span> {
                    <span class="ident">Trap::Exception</span>(<span class="ident">Exception::from</span>(<span class="self">self</span>.<span class="ident">code</span>()))
                }
            }

            <span class="comment">// Is trap cause an interrupt.</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">bool</span> {
                <span class="self">self</span>.<span class="ident">bits</span> <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">usize</span><span class="op">&gt;</span>() <span class="op">*</span> <span class="number">8</span> <span class="op">-</span> <span class="number">1</span>)) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>
            }

            <span class="comment">// Is trap cause an exception.</span>
            <span class="attribute">#[<span class="ident">inline</span>]</span>
            <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_exception</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">bool</span> {
                <span class="op">!</span><span class="self">self</span>.<span class="ident">is_interrupt</span>()
            }
        }

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() -&gt; <span class="ident">Scause</span> {
            <span class="kw">let</span> <span class="ident">bits</span>: <span class="ident">usize</span>;
            <span class="kw">unsafe</span> {
                <span class="macro">asm!</span>(<span class="string">&quot;csrr {}, scause&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">bits</span>);
            }
            <span class="ident">Scause</span> { <span class="ident">bits</span> }
        }
    }

    <span class="comment">// Supervisor Trap Value</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">stval</span> {
        <span class="kw">use</span> <span class="ident">core::arch::asm</span>;

        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() -&gt; <span class="ident">usize</span> {
            <span class="kw">let</span> <span class="ident">bits</span>: <span class="ident">usize</span>;
            <span class="kw">unsafe</span> { <span class="macro">asm!</span>(<span class="string">&quot;csrr {}, stval&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">bits</span>) }
            <span class="ident">bits</span>
        }
    }
}

<span class="kw">use</span> <span class="ident">core::arch::asm</span>;

<span class="kw">use</span> <span class="ident">registers</span>::<span class="kw-2">*</span>;

<span class="comment">// enable device interrupts</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">intr_on</span>() {
    <span class="kw">unsafe</span> {
        <span class="ident">sstatus::set_sie</span>();
    }
}

<span class="comment">// disable device interrupts</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">intr_off</span>() {
    <span class="kw">unsafe</span> {
        <span class="ident">sstatus::clear_sie</span>();
    }
}

<span class="comment">// are device interrupts enabled?</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">intr_get</span>() -&gt; <span class="ident">bool</span> {
    <span class="ident">sstatus::read</span>().<span class="ident">sie</span>()
}

<span class="comment">// flush the TLB.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sfence_vma</span>() {
    <span class="comment">// the zero, zero means flush all TLB entries</span>
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma zero, zero&quot;</span>);
}

<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PGSIZE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">4096</span>; <span class="comment">// bytes per page</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PGSHIFT</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">12</span>; <span class="comment">// bits of offset within a page</span>

<span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">pgroundup</span>(<span class="ident">sz</span>: <span class="ident">usize</span>) -&gt; <span class="ident">usize</span> {
    (<span class="ident">sz</span> <span class="op">+</span> <span class="ident">PGSIZE</span> <span class="op">-</span> <span class="number">1</span>) <span class="op">&amp;</span> <span class="op">!</span>(<span class="ident">PGSIZE</span> <span class="op">-</span> <span class="number">1</span>)
}

<span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">pgrounddown</span>(<span class="ident">sz</span>: <span class="ident">usize</span>) -&gt; <span class="ident">usize</span> {
    <span class="ident">sz</span> <span class="op">&amp;</span> <span class="op">!</span>(<span class="ident">PGSIZE</span> <span class="op">-</span> <span class="number">1</span>)
}

<span class="comment">// PTE flags</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">pteflags</span> {
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PTE_V</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">0</span>; <span class="comment">// valid</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PTE_R</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PTE_W</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PTE_X</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PTE_U</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>; <span class="comment">// user can access</span>
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="os" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0-nightly (f6f9d5e73 2022-08-04)" ></div></body></html>