/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.19
Hash     : c1e3bb5
Date     : Jul  2 2024
Type     : Engineering
Log Time   : Tue Jul  2 06:55:29 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os)


-- Executing script file `multi_clocks.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v' to AST representation.
Generating RTLIL representation for module `\multi_clocks'.
Generating RTLIL representation for module `\simple_8bit_counter'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \multi_clocks
Used module:     \simple_8bit_counter

3.2. Analyzing design hierarchy..
Top module:  \multi_clocks
Used module:     \simple_8bit_counter
Removed 0 unused modules.
Mapping positional arguments of cell multi_clocks.a15 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a14 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a13 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a12 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a11 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a10 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a9 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a8 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a7 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a6 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a5 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a4 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a3 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a2 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a1 (simple_8bit_counter).
Mapping positional arguments of cell multi_clocks.a0 (simple_8bit_counter).

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \multi_clocks
Used module:     \simple_8bit_counter

4.17.2. Analyzing design hierarchy..
Top module:  \multi_clocks
Used module:     \simple_8bit_counter
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:86$1 in module simple_8bit_counter.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\simple_8bit_counter.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:86$1'.

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\simple_8bit_counter.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:86$1'.
     1/1: $0\cnt_reg[7:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\simple_8bit_counter.\cnt_reg' using process `\simple_8bit_counter.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:86$1'.
  created $adff cell `$procdff$4' with positive edge clock and negative level reset.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `simple_8bit_counter.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:86$1'.
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_8bit_counter.
Optimizing module multi_clocks.

4.19. Executing FLATTEN pass (flatten design).
Deleting now unused module simple_8bit_counter.
<suppressed ~16 debug messages>

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== multi_clocks ===

   Number of wires:                160
   Number of wire bits:           1104
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                           16
     $adff                          16
     $logic_not                     16

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).
Deleting now unused module simple_8bit_counter.
<suppressed ~16 debug messages>

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module multi_clocks...
Found and reported 0 problems.

4.30. Printing statistics.

=== multi_clocks ===

   Number of wires:                144
   Number of wire bits:           1088
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           16
     $adff                          16

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a9.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a9.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a8.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a8.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a7.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a7.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a6.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a6.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a5.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a5.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a4.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a4.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a3.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a3.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a2.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a2.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a15.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a15.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a14.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a14.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a13.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a13.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a12.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a12.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a11.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a11.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a10.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a10.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a1.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a1.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 31 bits (of 32) from port B of cell multi_clocks.$flatten\a0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
Removed top 24 bits (of 32) from port Y of cell multi_clocks.$flatten\a0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.58. Executing OPT_SHARE pass.

4.59. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.67. Executing OPT_SHARE pass.

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=128, #remove=0, time=0.06 sec.]

4.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.72. Executing WREDUCE pass (reducing word size of cells).

4.73. Executing PEEPOPT pass (run peephole optimizers).

4.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.75. Executing DEMUXMAP pass.

4.76. Executing SPLITNETS pass (splitting up multi-bit signals).

4.77. Printing statistics.

=== multi_clocks ===

   Number of wires:                128
   Number of wire bits:            576
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           16
     $adff                          16

4.78. Executing RS_DSP_MULTADD pass.

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing RS_DSP_MACC pass.

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.82. Executing TECHMAP pass (map to technology primitives).

4.82.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.83. Printing statistics.

=== multi_clocks ===

   Number of wires:                128
   Number of wire bits:            576
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           16
     $adff                          16

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Printing statistics.

=== multi_clocks ===

   Number of wires:                128
   Number of wire bits:            576
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           16
     $adff                          16

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Executing RS_DSP_SIMD pass.

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.92. Executing rs_pack_dsp_regs pass.

4.93. Executing RS_DSP_IO_REGS pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Printing statistics.

=== multi_clocks ===

   Number of wires:                128
   Number of wire bits:            576
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           16
     $adff                          16

4.97. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module multi_clocks:
  creating $macc model for $flatten\a0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a1.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a10.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a11.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a12.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a13.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a14.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a15.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a2.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a3.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a4.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a5.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a6.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a7.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a8.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $macc model for $flatten\a9.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3 ($add).
  creating $alu model for $macc $flatten\a9.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a8.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a7.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a6.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a5.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a4.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a3.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a2.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a15.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a14.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a13.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a12.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a11.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a10.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a1.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu model for $macc $flatten\a0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3.
  creating $alu cell for $flatten\a0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$5
  creating $alu cell for $flatten\a1.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$8
  creating $alu cell for $flatten\a10.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$11
  creating $alu cell for $flatten\a11.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$14
  creating $alu cell for $flatten\a12.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$17
  creating $alu cell for $flatten\a13.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$20
  creating $alu cell for $flatten\a14.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$23
  creating $alu cell for $flatten\a15.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$26
  creating $alu cell for $flatten\a2.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$29
  creating $alu cell for $flatten\a3.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$32
  creating $alu cell for $flatten\a4.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$35
  creating $alu cell for $flatten\a5.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$38
  creating $alu cell for $flatten\a6.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$41
  creating $alu cell for $flatten\a7.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$44
  creating $alu cell for $flatten\a8.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$47
  creating $alu cell for $flatten\a9.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:90$3: $auto$alumacc.cc:491:replace_alu$50
  created 16 $alu and 0 $macc cells.

4.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.103. Executing OPT_SHARE pass.

4.104. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.107. Printing statistics.

=== multi_clocks ===

   Number of wires:                160
   Number of wire bits:            832
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $adff                          16
     $alu                           16

4.108. Executing MEMORY pass.

4.108.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.108.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.108.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.108.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.108.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.108.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.108.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.108.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.108.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.108.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.109. Printing statistics.

=== multi_clocks ===

   Number of wires:                160
   Number of wire bits:            832
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $adff                          16
     $alu                           16

4.110. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.114. Executing Rs_BRAM_Split pass.

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.116. Executing TECHMAP pass (map to technology primitives).

4.116.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.116.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.117. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.123. Executing OPT_SHARE pass.

4.124. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.127. Executing PMUXTREE pass.

4.128. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.129. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.130. Executing TECHMAP pass (map to technology primitives).

4.130.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.130.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.130.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~848 debug messages>

4.131. Printing statistics.

=== multi_clocks ===

   Number of wires:                880
   Number of wire bits:          20944
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1232
     $_AND_                        384
     $_DFF_PN0_                    128
     $_MUX_                        128
     $_NOT_                        128
     $_OR_                         192
     $_XOR_                        272

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.
<suppressed ~688 debug messages>

4.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.137. Executing OPT_SHARE pass.

4.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.01 sec.]

4.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 160 unused cells and 704 unused wires.
<suppressed ~161 debug messages>

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.144. Executing OPT_SHARE pass.

4.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 2

4.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.149. Executing TECHMAP pass (map to technology primitives).

4.149.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.149.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.150. Printing statistics.

=== multi_clocks ===

   Number of wires:                192
   Number of wire bits:            864
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                384
     $_AND_                        128
     $_DFF_PN0_                    128
     $_NOT_                         16
     $_XOR_                        112

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.173. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=128, #remove=0, time=0.02 sec.]

4.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.176. Printing statistics.

=== multi_clocks ===

   Number of wires:                192
   Number of wire bits:            864
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                384
     $_AND_                        128
     $_DFF_PN0_                    128
     $_NOT_                         16
     $_XOR_                        112

   Number of Generic REGs:          128

ABC-DFF iteration : 1

4.177. Executing ABC pass (technology mapping using ABC).

4.177.1. Summary of detected clock domains:
  24 cells in clk=\design_clk_9, en={ }, arst=!\reset9, srst={ }
  24 cells in clk=\design_clk_8, en={ }, arst=!\reset8, srst={ }
  24 cells in clk=\design_clk_7, en={ }, arst=!\reset7, srst={ }
  24 cells in clk=\design_clk_6, en={ }, arst=!\reset6, srst={ }
  24 cells in clk=\design_clk_5, en={ }, arst=!\reset5, srst={ }
  24 cells in clk=\design_clk_4, en={ }, arst=!\reset4, srst={ }
  24 cells in clk=\design_clk_3, en={ }, arst=!\reset3, srst={ }
  24 cells in clk=\design_clk_2, en={ }, arst=!\reset2, srst={ }
  24 cells in clk=\design_clk_15, en={ }, arst=!\reset15, srst={ }
  24 cells in clk=\design_clk_14, en={ }, arst=!\reset14, srst={ }
  24 cells in clk=\design_clk_13, en={ }, arst=!\reset13, srst={ }
  24 cells in clk=\design_clk_12, en={ }, arst=!\reset12, srst={ }
  24 cells in clk=\design_clk_11, en={ }, arst=!\reset11, srst={ }
  24 cells in clk=\design_clk_10, en={ }, arst=!\reset10, srst={ }
  24 cells in clk=\design_clk_1, en={ }, arst=!\reset1, srst={ }
  24 cells in clk=\design_clk_0, en={ }, arst=!\reset0, srst={ }

  #logic partitions = 16

4.177.2. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_9, asynchronously reset by !\reset9
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.2.1. Executing ABC.
[Time = 0.08 sec.]

4.177.3. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_8, asynchronously reset by !\reset8
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.3.1. Executing ABC.
[Time = 0.05 sec.]

4.177.4. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_7, asynchronously reset by !\reset7
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.4.1. Executing ABC.
[Time = 0.06 sec.]

4.177.5. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_6, asynchronously reset by !\reset6
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.5.1. Executing ABC.
[Time = 0.07 sec.]

4.177.6. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_5, asynchronously reset by !\reset5
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.6.1. Executing ABC.
[Time = 0.07 sec.]

4.177.7. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_4, asynchronously reset by !\reset4
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.7.1. Executing ABC.
[Time = 0.07 sec.]

4.177.8. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_3, asynchronously reset by !\reset3
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.8.1. Executing ABC.
[Time = 0.08 sec.]

4.177.9. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_2, asynchronously reset by !\reset2
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.9.1. Executing ABC.
[Time = 0.08 sec.]

4.177.10. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_15, asynchronously reset by !\reset15
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.10.1. Executing ABC.
[Time = 0.08 sec.]

4.177.11. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_14, asynchronously reset by !\reset14
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.11.1. Executing ABC.
[Time = 0.06 sec.]

4.177.12. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_13, asynchronously reset by !\reset13
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.12.1. Executing ABC.
[Time = 0.05 sec.]

4.177.13. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_12, asynchronously reset by !\reset12
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.13.1. Executing ABC.
[Time = 0.06 sec.]

4.177.14. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_11, asynchronously reset by !\reset11
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.14.1. Executing ABC.
[Time = 0.05 sec.]

4.177.15. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_10, asynchronously reset by !\reset10
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.15.1. Executing ABC.
[Time = 0.06 sec.]

4.177.16. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_1, asynchronously reset by !\reset1
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.16.1. Executing ABC.
[Time = 0.06 sec.]

4.177.17. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_0, asynchronously reset by !\reset0
Extracted 24 gates and 24 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.177.17.1. Executing ABC.
[Time = 0.07 sec.]

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.183. Executing OPT_SHARE pass.

4.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 352 unused wires.
<suppressed ~1 debug messages>

4.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.187. Executing ABC pass (technology mapping using ABC).

4.187.1. Summary of detected clock domains:
  25 cells in clk=\design_clk_0, en={ }, arst=!\reset0, srst={ }
  25 cells in clk=\design_clk_1, en={ }, arst=!\reset1, srst={ }
  25 cells in clk=\design_clk_10, en={ }, arst=!\reset10, srst={ }
  25 cells in clk=\design_clk_11, en={ }, arst=!\reset11, srst={ }
  25 cells in clk=\design_clk_12, en={ }, arst=!\reset12, srst={ }
  25 cells in clk=\design_clk_13, en={ }, arst=!\reset13, srst={ }
  25 cells in clk=\design_clk_14, en={ }, arst=!\reset14, srst={ }
  25 cells in clk=\design_clk_15, en={ }, arst=!\reset15, srst={ }
  25 cells in clk=\design_clk_2, en={ }, arst=!\reset2, srst={ }
  25 cells in clk=\design_clk_3, en={ }, arst=!\reset3, srst={ }
  25 cells in clk=\design_clk_4, en={ }, arst=!\reset4, srst={ }
  25 cells in clk=\design_clk_5, en={ }, arst=!\reset5, srst={ }
  25 cells in clk=\design_clk_6, en={ }, arst=!\reset6, srst={ }
  25 cells in clk=\design_clk_7, en={ }, arst=!\reset7, srst={ }
  25 cells in clk=\design_clk_8, en={ }, arst=!\reset8, srst={ }
  25 cells in clk=\design_clk_9, en={ }, arst=!\reset9, srst={ }

  #logic partitions = 16

4.187.2. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_0, asynchronously reset by !\reset0
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.2.1. Executing ABC.
[Time = 0.05 sec.]

4.187.3. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_1, asynchronously reset by !\reset1
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.3.1. Executing ABC.
[Time = 0.07 sec.]

4.187.4. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_10, asynchronously reset by !\reset10
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.4.1. Executing ABC.
[Time = 0.05 sec.]

4.187.5. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_11, asynchronously reset by !\reset11
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.5.1. Executing ABC.
[Time = 0.07 sec.]

4.187.6. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_12, asynchronously reset by !\reset12
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.6.1. Executing ABC.
[Time = 0.05 sec.]

4.187.7. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_13, asynchronously reset by !\reset13
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.7.1. Executing ABC.
[Time = 0.05 sec.]

4.187.8. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_14, asynchronously reset by !\reset14
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.8.1. Executing ABC.
[Time = 0.05 sec.]

4.187.9. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_15, asynchronously reset by !\reset15
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.9.1. Executing ABC.
[Time = 0.05 sec.]

4.187.10. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_2, asynchronously reset by !\reset2
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.10.1. Executing ABC.
[Time = 0.05 sec.]

4.187.11. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_3, asynchronously reset by !\reset3
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.11.1. Executing ABC.
[Time = 0.05 sec.]

4.187.12. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_4, asynchronously reset by !\reset4
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.12.1. Executing ABC.
[Time = 0.05 sec.]

4.187.13. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_5, asynchronously reset by !\reset5
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.13.1. Executing ABC.
[Time = 0.05 sec.]

4.187.14. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_6, asynchronously reset by !\reset6
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.14.1. Executing ABC.
[Time = 0.05 sec.]

4.187.15. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_7, asynchronously reset by !\reset7
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.15.1. Executing ABC.
[Time = 0.05 sec.]

4.187.16. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_8, asynchronously reset by !\reset8
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.16.1. Executing ABC.
[Time = 0.11 sec.]

4.187.17. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_9, asynchronously reset by !\reset9
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

4.187.17.1. Executing ABC.
[Time = 0.06 sec.]

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.191. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.193. Executing OPT_SHARE pass.

4.194. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.195. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 544 unused wires.
<suppressed ~1 debug messages>

4.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.197. Executing ABC pass (technology mapping using ABC).

4.197.1. Summary of detected clock domains:
  25 cells in clk=\design_clk_9, en={ }, arst=!\reset9, srst={ }
  25 cells in clk=\design_clk_8, en={ }, arst=!\reset8, srst={ }
  25 cells in clk=\design_clk_7, en={ }, arst=!\reset7, srst={ }
  25 cells in clk=\design_clk_6, en={ }, arst=!\reset6, srst={ }
  25 cells in clk=\design_clk_5, en={ }, arst=!\reset5, srst={ }
  25 cells in clk=\design_clk_4, en={ }, arst=!\reset4, srst={ }
  25 cells in clk=\design_clk_3, en={ }, arst=!\reset3, srst={ }
  25 cells in clk=\design_clk_2, en={ }, arst=!\reset2, srst={ }
  25 cells in clk=\design_clk_15, en={ }, arst=!\reset15, srst={ }
  25 cells in clk=\design_clk_14, en={ }, arst=!\reset14, srst={ }
  25 cells in clk=\design_clk_13, en={ }, arst=!\reset13, srst={ }
  25 cells in clk=\design_clk_12, en={ }, arst=!\reset12, srst={ }
  25 cells in clk=\design_clk_11, en={ }, arst=!\reset11, srst={ }
  25 cells in clk=\design_clk_10, en={ }, arst=!\reset10, srst={ }
  25 cells in clk=\design_clk_1, en={ }, arst=!\reset1, srst={ }
  25 cells in clk=\design_clk_0, en={ }, arst=!\reset0, srst={ }

  #logic partitions = 16

4.197.2. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_9, asynchronously reset by !\reset9
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.2.1. Executing ABC.
[Time = 0.06 sec.]

4.197.3. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_8, asynchronously reset by !\reset8
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.3.1. Executing ABC.
[Time = 0.08 sec.]

4.197.4. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_7, asynchronously reset by !\reset7
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.4.1. Executing ABC.
[Time = 0.11 sec.]

4.197.5. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_6, asynchronously reset by !\reset6
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.5.1. Executing ABC.
[Time = 0.09 sec.]

4.197.6. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_5, asynchronously reset by !\reset5
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.6.1. Executing ABC.
[Time = 0.06 sec.]

4.197.7. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_4, asynchronously reset by !\reset4
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.7.1. Executing ABC.
[Time = 0.08 sec.]

4.197.8. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_3, asynchronously reset by !\reset3
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.8.1. Executing ABC.
[Time = 0.06 sec.]

4.197.9. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_2, asynchronously reset by !\reset2
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.9.1. Executing ABC.
[Time = 0.08 sec.]

4.197.10. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_15, asynchronously reset by !\reset15
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.10.1. Executing ABC.
[Time = 0.07 sec.]

4.197.11. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_14, asynchronously reset by !\reset14
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.11.1. Executing ABC.
[Time = 0.08 sec.]

4.197.12. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_13, asynchronously reset by !\reset13
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.12.1. Executing ABC.
[Time = 0.09 sec.]

4.197.13. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_12, asynchronously reset by !\reset12
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.13.1. Executing ABC.
[Time = 0.08 sec.]

4.197.14. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_11, asynchronously reset by !\reset11
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.14.1. Executing ABC.
[Time = 0.06 sec.]

4.197.15. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_10, asynchronously reset by !\reset10
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.15.1. Executing ABC.
[Time = 0.06 sec.]

4.197.16. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_1, asynchronously reset by !\reset1
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.16.1. Executing ABC.
[Time = 0.06 sec.]

4.197.17. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_0, asynchronously reset by !\reset0
Extracted 25 gates and 25 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.197.17.1. Executing ABC.
[Time = 0.07 sec.]

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.201. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.203. Executing OPT_SHARE pass.

4.204. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 544 unused wires.
<suppressed ~1 debug messages>

4.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.207. Executing ABC pass (technology mapping using ABC).

4.207.1. Summary of detected clock domains:
  22 cells in clk=\design_clk_0, en={ }, arst=!\reset0, srst={ }
  22 cells in clk=\design_clk_1, en={ }, arst=!\reset1, srst={ }
  22 cells in clk=\design_clk_10, en={ }, arst=!\reset10, srst={ }
  22 cells in clk=\design_clk_11, en={ }, arst=!\reset11, srst={ }
  22 cells in clk=\design_clk_12, en={ }, arst=!\reset12, srst={ }
  22 cells in clk=\design_clk_13, en={ }, arst=!\reset13, srst={ }
  22 cells in clk=\design_clk_14, en={ }, arst=!\reset14, srst={ }
  22 cells in clk=\design_clk_15, en={ }, arst=!\reset15, srst={ }
  22 cells in clk=\design_clk_2, en={ }, arst=!\reset2, srst={ }
  22 cells in clk=\design_clk_3, en={ }, arst=!\reset3, srst={ }
  22 cells in clk=\design_clk_4, en={ }, arst=!\reset4, srst={ }
  22 cells in clk=\design_clk_5, en={ }, arst=!\reset5, srst={ }
  22 cells in clk=\design_clk_6, en={ }, arst=!\reset6, srst={ }
  22 cells in clk=\design_clk_7, en={ }, arst=!\reset7, srst={ }
  22 cells in clk=\design_clk_8, en={ }, arst=!\reset8, srst={ }
  22 cells in clk=\design_clk_9, en={ }, arst=!\reset9, srst={ }

  #logic partitions = 16

4.207.2. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_0, asynchronously reset by !\reset0
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.2.1. Executing ABC.
[Time = 0.07 sec.]

4.207.3. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_1, asynchronously reset by !\reset1
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.3.1. Executing ABC.
[Time = 0.08 sec.]

4.207.4. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_10, asynchronously reset by !\reset10
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.4.1. Executing ABC.
[Time = 0.06 sec.]

4.207.5. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_11, asynchronously reset by !\reset11
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.5.1. Executing ABC.
[Time = 0.06 sec.]

4.207.6. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_12, asynchronously reset by !\reset12
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.6.1. Executing ABC.
[Time = 0.06 sec.]

4.207.7. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_13, asynchronously reset by !\reset13
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.7.1. Executing ABC.
[Time = 0.08 sec.]

4.207.8. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_14, asynchronously reset by !\reset14
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.8.1. Executing ABC.
[Time = 0.06 sec.]

4.207.9. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_15, asynchronously reset by !\reset15
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.9.1. Executing ABC.
[Time = 0.06 sec.]

4.207.10. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_2, asynchronously reset by !\reset2
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.10.1. Executing ABC.
[Time = 0.08 sec.]

4.207.11. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_3, asynchronously reset by !\reset3
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.11.1. Executing ABC.
[Time = 0.07 sec.]

4.207.12. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_4, asynchronously reset by !\reset4
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.12.1. Executing ABC.
[Time = 0.07 sec.]

4.207.13. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_5, asynchronously reset by !\reset5
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.13.1. Executing ABC.
[Time = 0.07 sec.]

4.207.14. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_6, asynchronously reset by !\reset6
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.14.1. Executing ABC.
[Time = 0.08 sec.]

4.207.15. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_7, asynchronously reset by !\reset7
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.15.1. Executing ABC.
[Time = 0.07 sec.]

4.207.16. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_8, asynchronously reset by !\reset8
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.16.1. Executing ABC.
[Time = 0.07 sec.]

4.207.17. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \design_clk_9, asynchronously reset by !\reset9
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 8 outputs (dfl=2).

4.207.17.1. Executing ABC.
[Time = 0.07 sec.]

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.210. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.211. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.213. Executing OPT_SHARE pass.

4.214. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.215. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 496 unused wires.
<suppressed ~1 debug messages>

4.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.217. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.221. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.223. Executing OPT_SHARE pass.

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.228. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.230. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.232. Executing OPT_SHARE pass.

4.233. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.234. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.239. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.240. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.241. Executing OPT_SHARE pass.

4.242. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.243. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=128, #remove=0, time=0.02 sec.]

4.244. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.246. Executing BMUXMAP pass.

4.247. Executing DEMUXMAP pass.

4.248. Executing SPLITNETS pass (splitting up multi-bit signals).

4.249. Executing ABC pass (technology mapping using ABC).

4.249.1. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Extracted 224 gates and 352 wires to a netlist network with 128 inputs and 128 outputs (dfl=1).

4.249.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.13 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.25 sec. at Pass 2]{map}[6]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.27 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.25 sec. at Pass 4]{map}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.27 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.22 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.22 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.21 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.19 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    2.11 sec.
[Time = 4.18 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.253. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.255. Executing OPT_SHARE pass.

4.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 352 unused wires.
<suppressed ~1 debug messages>

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.259. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.265. Executing OPT_SHARE pass.

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.272. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.274. Executing OPT_SHARE pass.

4.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=0, #remove=0, time=0.00 sec.]

4.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=128, #solve=128, #remove=0, time=0.03 sec.]

4.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.279. Printing statistics.

=== multi_clocks ===

   Number of wires:                256
   Number of wire bits:            592
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                272
     $_DFF_PN0_                    128
     $lut                          144

4.280. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.281. Executing RS_DFFSR_CONV pass.

4.282. Printing statistics.

=== multi_clocks ===

   Number of wires:                256
   Number of wire bits:            592
   Number of public wires:         112
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                272
     $_DFF_PN0_                    128
     $lut                          144

4.283. Executing TECHMAP pass (map to technology primitives).

4.283.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.283.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.283.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~394 debug messages>

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.
<suppressed ~2416 debug messages>

4.285. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
<suppressed ~1056 debug messages>
Removed a total of 352 cells.

4.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 864 unused wires.
<suppressed ~1 debug messages>

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.293. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.295. Executing OPT_SHARE pass.

4.296. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..

4.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.299. Executing TECHMAP pass (map to technology primitives).

4.299.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.299.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.300. Executing ABC pass (technology mapping using ABC).

4.300.1. Extracting gate netlist of module `\multi_clocks' to `<abc-temp-dir>/input.blif'..
Extracted 320 gates and 450 wires to a netlist network with 128 inputs and 128 outputs (dfl=1).

4.300.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.10 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.16 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.23 sec. at Pass 2]{map}[6]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.28 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.27 sec. at Pass 4]{map}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.29 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.25 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.25 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.24 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 128  #Luts =   144  Max Lvl =   2  Avg Lvl =   1.12  [   0.19 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    2.27 sec.
[Time = 4.35 sec.]

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

4.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.303. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multi_clocks..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.304. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multi_clocks.
Performed a total of 0 changes.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multi_clocks'.
Removed a total of 0 cells.

4.306. Executing OPT_SHARE pass.

4.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 432 unused wires.
<suppressed ~1 debug messages>

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module multi_clocks.

RUN-OPT ITERATIONS DONE : 1

4.310. Executing HIERARCHY pass (managing design hierarchy).

4.310.1. Analyzing design hierarchy..
Top module:  \multi_clocks

4.310.2. Analyzing design hierarchy..
Top module:  \multi_clocks
Removed 0 unused modules.

4.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 48 unused wires.
<suppressed ~48 debug messages>

4.312. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.313. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-682.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.1-706.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.1-733.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.1-782.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.1-831.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.1-847.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.1-863.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.1-881.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.1-899.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.314. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on multi_clocks.design_clk_0[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_1[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_10[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_11[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_12[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_13[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_14[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_15[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_2[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_3[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_4[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_5[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_6[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_7[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_8[0].
Inserting rs__CLK_BUF on multi_clocks.design_clk_9[0].

4.315. Executing TECHMAP pass (map to technology primitives).

4.315.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.315.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

4.317. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port multi_clocks.cnt0 using rs__O_BUF.
Mapping port multi_clocks.cnt1 using rs__O_BUF.
Mapping port multi_clocks.cnt10 using rs__O_BUF.
Mapping port multi_clocks.cnt11 using rs__O_BUF.
Mapping port multi_clocks.cnt12 using rs__O_BUF.
Mapping port multi_clocks.cnt13 using rs__O_BUF.
Mapping port multi_clocks.cnt14 using rs__O_BUF.
Mapping port multi_clocks.cnt15 using rs__O_BUF.
Mapping port multi_clocks.cnt2 using rs__O_BUF.
Mapping port multi_clocks.cnt3 using rs__O_BUF.
Mapping port multi_clocks.cnt4 using rs__O_BUF.
Mapping port multi_clocks.cnt5 using rs__O_BUF.
Mapping port multi_clocks.cnt6 using rs__O_BUF.
Mapping port multi_clocks.cnt7 using rs__O_BUF.
Mapping port multi_clocks.cnt8 using rs__O_BUF.
Mapping port multi_clocks.cnt9 using rs__O_BUF.
Mapping port multi_clocks.design_clk_0 using rs__I_BUF.
Mapping port multi_clocks.design_clk_1 using rs__I_BUF.
Mapping port multi_clocks.design_clk_10 using rs__I_BUF.
Mapping port multi_clocks.design_clk_11 using rs__I_BUF.
Mapping port multi_clocks.design_clk_12 using rs__I_BUF.
Mapping port multi_clocks.design_clk_13 using rs__I_BUF.
Mapping port multi_clocks.design_clk_14 using rs__I_BUF.
Mapping port multi_clocks.design_clk_15 using rs__I_BUF.
Mapping port multi_clocks.design_clk_2 using rs__I_BUF.
Mapping port multi_clocks.design_clk_3 using rs__I_BUF.
Mapping port multi_clocks.design_clk_4 using rs__I_BUF.
Mapping port multi_clocks.design_clk_5 using rs__I_BUF.
Mapping port multi_clocks.design_clk_6 using rs__I_BUF.
Mapping port multi_clocks.design_clk_7 using rs__I_BUF.
Mapping port multi_clocks.design_clk_8 using rs__I_BUF.
Mapping port multi_clocks.design_clk_9 using rs__I_BUF.
Mapping port multi_clocks.reset0 using rs__I_BUF.
Mapping port multi_clocks.reset1 using rs__I_BUF.
Mapping port multi_clocks.reset10 using rs__I_BUF.
Mapping port multi_clocks.reset11 using rs__I_BUF.
Mapping port multi_clocks.reset12 using rs__I_BUF.
Mapping port multi_clocks.reset13 using rs__I_BUF.
Mapping port multi_clocks.reset14 using rs__I_BUF.
Mapping port multi_clocks.reset15 using rs__I_BUF.
Mapping port multi_clocks.reset2 using rs__I_BUF.
Mapping port multi_clocks.reset3 using rs__I_BUF.
Mapping port multi_clocks.reset4 using rs__I_BUF.
Mapping port multi_clocks.reset5 using rs__I_BUF.
Mapping port multi_clocks.reset6 using rs__I_BUF.
Mapping port multi_clocks.reset7 using rs__I_BUF.
Mapping port multi_clocks.reset8 using rs__I_BUF.
Mapping port multi_clocks.reset9 using rs__I_BUF.

4.318. Executing TECHMAP pass (map to technology primitives).

4.318.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.318.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

4.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 496 unused wires.
<suppressed ~1 debug messages>

4.320. Executing SPLITNETS pass (splitting up multi-bit signals).

4.321. Printing statistics.

=== multi_clocks ===

   Number of wires:                256
   Number of wire bits:            480
   Number of public wires:          64
   Number of public wire bits:     288
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                448
     $lut                          144
     CLK_BUF                        16
     DFFRE                         128
     I_BUF                          32
     O_BUF                         128

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~238 debug messages>

4.323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multi_clocks..
Removed 0 unused cells and 288 unused wires.
<suppressed ~1 debug messages>

4.324. Printing statistics.

=== multi_clocks ===

   Number of wires:                256
   Number of wire bits:            480
   Number of public wires:          64
   Number of public wire bits:     288
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                448
     CLK_BUF                        16
     DFFRE                         128
     I_BUF                          32
     LUT1                           16
     LUT2                           32
     LUT3                           32
     LUT4                           16
     LUT5                           16
     LUT6                           32
     O_BUF                         128

Post design clean up ... 
Split to bits ... 

4.325. Executing SPLITNETS pass (splitting up multi-bit signals).

4.326. Executing Verilog backend.
Dumping module `\multi_clocks'.

Split into bits ...     [0.02 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.326.1. Printing statistics.

=== multi_clocks ===

   Number of wires:                368
   Number of wire bits:            480
   Number of public wires:         176
   Number of public wire bits:     288
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                448
     CLK_BUF                        16
     DFFRE                         128
     I_BUF                          32
     LUT1                           16
     LUT2                           32
     LUT3                           32
     LUT4                           16
     LUT5                           16
     LUT6                           32
     O_BUF                         128

 --------------------------
   Removed assigns : 0
   Removed wires   : 0
   Removed cells   : 0
 --------------------------
After cleanup :

4.326.2. Printing statistics.

=== multi_clocks ===

   Number of wires:                368
   Number of wire bits:            480
   Number of public wires:         176
   Number of public wire bits:     288
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                448
     CLK_BUF                        16
     DFFRE                         128
     I_BUF                          32
     LUT1                           16
     LUT2                           32
     LUT3                           32
     LUT4                           16
     LUT5                           16
     LUT6                           32
     O_BUF                         128

4.326.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.326.4. Executing HIERARCHY pass (managing design hierarchy).

4.326.4.1. Analyzing design hierarchy..
Top module:  \multi_clocks

4.326.4.2. Analyzing design hierarchy..
Top module:  \multi_clocks
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.326.5. Printing statistics.

=== multi_clocks ===

   Number of wires:                368
   Number of wire bits:            480
   Number of public wires:         176
   Number of public wire bits:     288
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                448
     CLK_BUF                        16
     DFFRE                         128
     I_BUF                          32
     LUT1                           16
     LUT2                           32
     LUT3                           32
     LUT4                           16
     LUT5                           16
     LUT6                           32
     O_BUF                         128

   Number of LUTs:                 144
   Number of REGs:                 128
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.327. Executing Verilog backend.
Dumping module `\multi_clocks'.

4.327.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.327.2. Executing RTLIL backend.
Output filename: design.rtlil

4.327.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.327.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_multi_clocks.
<suppressed ~1 debug messages>

4.327.5. Executing Verilog backend.
Dumping module `\multi_clocks'.

4.327.5.1. Executing BLIF backend.

4.327.5.2. Executing Verilog backend.
Dumping module `\multi_clocks'.

4.327.5.2.1. Executing BLIF backend.

4.327.5.2.2. Executing Verilog backend.
Dumping module `\fabric_multi_clocks'.

4.327.5.2.2.1. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a56ad5e206, CPU: user 2.86s system 0.26s, MEM: 34.71 MB peak
Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 6x abc (51 sec), 1% 1x design_edit (0 sec), ...
