<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3983" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3983{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3983{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3983{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3983{left:96px;bottom:1088px;}
#t5_3983{left:122px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_3983{left:122px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t7_3983{left:122px;bottom:1044px;}
#t8_3983{left:148px;bottom:1046px;letter-spacing:-0.19px;word-spacing:-0.94px;}
#t9_3983{left:296px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#ta_3983{left:147px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tb_3983{left:122px;bottom:1003px;}
#tc_3983{left:148px;bottom:1005px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#td_3983{left:70px;bottom:937px;letter-spacing:0.16px;}
#te_3983{left:151px;bottom:937px;letter-spacing:0.21px;word-spacing:-0.01px;}
#tf_3983{left:70px;bottom:912px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#tg_3983{left:70px;bottom:895px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3983{left:70px;bottom:837px;letter-spacing:0.13px;}
#ti_3983{left:152px;bottom:837px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_3983{left:70px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3983{left:70px;bottom:786px;}
#tl_3983{left:96px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_3983{left:96px;bottom:773px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tn_3983{left:96px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.34px;}
#to_3983{left:70px;bottom:730px;}
#tp_3983{left:96px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tq_3983{left:96px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tr_3983{left:70px;bottom:690px;}
#ts_3983{left:96px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tt_3983{left:96px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tu_3983{left:70px;bottom:618px;letter-spacing:0.13px;}
#tv_3983{left:152px;bottom:618px;letter-spacing:0.15px;word-spacing:0.01px;}
#tw_3983{left:70px;bottom:594px;letter-spacing:-0.16px;word-spacing:-1.12px;}
#tx_3983{left:70px;bottom:577px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#ty_3983{left:70px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tz_3983{left:70px;bottom:536px;letter-spacing:-0.13px;}
#t10_3983{left:96px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3983{left:96px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3983{left:96px;bottom:495px;letter-spacing:-0.14px;}
#t13_3983{left:122px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t14_3983{left:210px;bottom:495px;}
#t15_3983{left:219px;bottom:495px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t16_3983{left:122px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t17_3983{left:96px;bottom:454px;letter-spacing:-0.22px;}
#t18_3983{left:122px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t19_3983{left:210px;bottom:454px;}
#t1a_3983{left:219px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_3983{left:122px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t1c_3983{left:122px;bottom:420px;letter-spacing:-0.24px;word-spacing:-0.37px;}
#t1d_3983{left:96px;bottom:396px;letter-spacing:-0.13px;}
#t1e_3983{left:122px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1f_3983{left:96px;bottom:371px;letter-spacing:-0.14px;}
#t1g_3983{left:122px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1h_3983{left:122px;bottom:354px;letter-spacing:-0.31px;word-spacing:-0.25px;}
#t1i_3983{left:96px;bottom:330px;letter-spacing:-0.13px;}
#t1j_3983{left:122px;bottom:330px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1k_3983{left:122px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1l_3983{left:96px;bottom:289px;letter-spacing:-0.88px;}
#t1m_3983{left:122px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_3983{left:122px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_3983{left:122px;bottom:255px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1p_3983{left:96px;bottom:231px;letter-spacing:-0.14px;}
#t1q_3983{left:122px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1r_3983{left:96px;bottom:206px;letter-spacing:-0.14px;}
#t1s_3983{left:122px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t1t_3983{left:386px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t1u_3983{left:122px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1v_3983{left:70px;bottom:165px;letter-spacing:-0.15px;}
#t1w_3983{left:96px;bottom:165px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1x_3983{left:70px;bottom:140px;letter-spacing:-0.13px;}
#t1y_3983{left:96px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1z_3983{left:70px;bottom:116px;letter-spacing:-0.14px;}
#t20_3983{left:96px;bottom:116px;letter-spacing:-0.14px;word-spacing:-0.77px;}

.s1_3983{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3983{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3983{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3983{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3983{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3983{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3983{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3983{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3983" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3983Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3983" style="-webkit-user-select: none;"><object width="935" height="1210" data="3983/3983.svg" type="image/svg+xml" id="pdf3983" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3983" class="t s1_3983">Vol. 3C </span><span id="t2_3983" class="t s1_3983">26-13 </span>
<span id="t3_3983" class="t s2_3983">VMX NON-ROOT OPERATION </span>
<span id="t4_3983" class="t s3_3983">— </span><span id="t5_3983" class="t s3_3983">If the “enable XSAVES/XRSTORS” VM-execution control is 1, treatment is based on the value of the XSS- </span>
<span id="t6_3983" class="t s3_3983">exiting bitmap (see Section 25.6.21): </span>
<span id="t7_3983" class="t s4_3983">• </span><span id="t8_3983" class="t s3_3983">XSAVES causes a VM </span><span id="t9_3983" class="t s3_3983">exit if any bit is set in the logical-AND of the following three values: EDX:EAX, the </span>
<span id="ta_3983" class="t s3_3983">IA32_XSS MSR, and the XSS-exiting bitmap. </span>
<span id="tb_3983" class="t s4_3983">• </span><span id="tc_3983" class="t s3_3983">Otherwise, XSAVES operates normally. </span>
<span id="td_3983" class="t s5_3983">26.4 </span><span id="te_3983" class="t s5_3983">OTHER CHANGES IN VMX NON-ROOT OPERATION </span>
<span id="tf_3983" class="t s3_3983">Treatments of event blocking, task switches, and certain shadow-stack updates may differ in VMX non-root opera- </span>
<span id="tg_3983" class="t s3_3983">tion as described in the following sections. </span>
<span id="th_3983" class="t s6_3983">26.4.1 </span><span id="ti_3983" class="t s6_3983">Event Blocking </span>
<span id="tj_3983" class="t s3_3983">Event blocking is modified in VMX non-root operation as follows: </span>
<span id="tk_3983" class="t s7_3983">• </span><span id="tl_3983" class="t s3_3983">If the “external-interrupt exiting” VM-execution control is 1, RFLAGS.IF does not control the blocking of </span>
<span id="tm_3983" class="t s3_3983">external interrupts. In this case, an external interrupt that is not blocked for other reasons causes a VM exit </span>
<span id="tn_3983" class="t s3_3983">(even if RFLAGS.IF = 0). </span>
<span id="to_3983" class="t s7_3983">• </span><span id="tp_3983" class="t s3_3983">If the “external-interrupt exiting” VM-execution control is 1, external interrupts may or may not be blocked by </span>
<span id="tq_3983" class="t s3_3983">STI or by MOV SS (behavior is implementation-specific). </span>
<span id="tr_3983" class="t s7_3983">• </span><span id="ts_3983" class="t s3_3983">If the “NMI exiting” VM-execution control is 1, non-maskable interrupts (NMIs) may or may not be blocked by </span>
<span id="tt_3983" class="t s3_3983">STI or by MOV SS (behavior is implementation-specific). </span>
<span id="tu_3983" class="t s6_3983">26.4.2 </span><span id="tv_3983" class="t s6_3983">Treatment of Task Switches </span>
<span id="tw_3983" class="t s3_3983">Task switches are not allowed in VMX non-root operation. Any attempt to effect a task switch in VMX non-root oper- </span>
<span id="tx_3983" class="t s3_3983">ation causes a VM exit. However, the following checks are performed (in the order indicated), possibly resulting in </span>
<span id="ty_3983" class="t s3_3983">a fault, before there is any possibility of a VM exit due to task switch: </span>
<span id="tz_3983" class="t s3_3983">1. </span><span id="t10_3983" class="t s3_3983">If a task gate is being used, appropriate checks are made on its P bit and on the proper values of the relevant </span>
<span id="t11_3983" class="t s3_3983">privilege fields. The following cases detail the privilege checks performed: </span>
<span id="t12_3983" class="t s3_3983">a. </span><span id="t13_3983" class="t s3_3983">If CALL, INT </span><span id="t14_3983" class="t s8_3983">n</span><span id="t15_3983" class="t s3_3983">, INT1, INT3, INTO, or JMP accesses a task gate in IA-32e mode, a general-protection </span>
<span id="t16_3983" class="t s3_3983">exception occurs. </span>
<span id="t17_3983" class="t s3_3983">b. </span><span id="t18_3983" class="t s3_3983">If CALL, INT </span><span id="t19_3983" class="t s8_3983">n</span><span id="t1a_3983" class="t s3_3983">, INT3, INTO, or JMP accesses a task gate outside IA-32e mode, privilege-levels checks are </span>
<span id="t1b_3983" class="t s3_3983">performed on the task gate but, if they pass, privilege levels are not checked on the referenced task-state </span>
<span id="t1c_3983" class="t s3_3983">segment (TSS) descriptor. </span>
<span id="t1d_3983" class="t s3_3983">c. </span><span id="t1e_3983" class="t s3_3983">If CALL or JMP accesses a TSS descriptor directly in IA-32e mode, a general-protection exception occurs. </span>
<span id="t1f_3983" class="t s3_3983">d. </span><span id="t1g_3983" class="t s3_3983">If CALL or JMP accesses a TSS descriptor directly outside IA-32e mode, privilege levels are checked on the </span>
<span id="t1h_3983" class="t s3_3983">TSS descriptor. </span>
<span id="t1i_3983" class="t s3_3983">e. </span><span id="t1j_3983" class="t s3_3983">If a non-maskable interrupt (NMI), an exception, or an external interrupt accesses a task gate in the IDT in </span>
<span id="t1k_3983" class="t s3_3983">IA-32e mode, a general-protection exception occurs. </span>
<span id="t1l_3983" class="t s3_3983">f. </span><span id="t1m_3983" class="t s3_3983">If a non-maskable interrupt (NMI), an exception other than breakpoint exceptions (#BP) and overflow </span>
<span id="t1n_3983" class="t s3_3983">exceptions (#OF), or an external interrupt accesses a task gate in the IDT outside IA-32e mode, no </span>
<span id="t1o_3983" class="t s3_3983">privilege checks are performed. </span>
<span id="t1p_3983" class="t s3_3983">g. </span><span id="t1q_3983" class="t s3_3983">If IRET is executed with RFLAGS.NT = 1 in IA-32e mode, a general-protection exception occurs. </span>
<span id="t1r_3983" class="t s3_3983">h. </span><span id="t1s_3983" class="t s3_3983">If IRET is executed with RFLAGS.NT = </span><span id="t1t_3983" class="t s3_3983">1 outside IA-32e mode, a TSS descriptor is accessed directly and no </span>
<span id="t1u_3983" class="t s3_3983">privilege checks are made. </span>
<span id="t1v_3983" class="t s3_3983">2. </span><span id="t1w_3983" class="t s3_3983">Checks are made on the new TSS selector (for example, that is within GDT limits). </span>
<span id="t1x_3983" class="t s3_3983">3. </span><span id="t1y_3983" class="t s3_3983">The new TSS descriptor is read. (A page fault results if a relevant GDT page is not present). </span>
<span id="t1z_3983" class="t s3_3983">4. </span><span id="t20_3983" class="t s3_3983">The TSS descriptor is checked for proper values of type (depends on type of task switch), P bit, S bit, and limit. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
