{"vcs1":{"timestamp_begin":1682339264.448679449, "rt":0.72, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682339265.205485871, "rt":1.22, "ut":0.22, "st":0.28}}
{"link":{"timestamp_begin":1682339266.447914625, "rt":2.41, "ut":0.05, "st":1.74}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682339264.153105809}
{"VCS_COMP_START_TIME": 1682339264.153105809}
{"VCS_COMP_END_TIME": 1682339269.445903270}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341072}}
{"stitch_vcselab": {"peak_mem": 238988}}
