[MAIN]
Title=UART: TX and Buffered RX IPCore for SBA
Description=RS232 Universal Asynchronous Receiver/Transmitter IPCore for SBA. Flag RXready in bit 15 of Data bus. The RX input FIFO buffer is configurable. Read on ADR_I(0)='1' give status of RXready, on ADR_I(0)='0' pull data from RX fifo. Rxready flag is clear when fifo is empty. Flag TXready in bit 14 of Data bus.
Version=3.5
Date=2016/11/03
Author=Miguel A. Risco-Castillo
CodeURL=https://github.com/mriscoc/SBA_Library/blob/master/UART/UART.vhd
DataSheetURL=https://github.com/mriscoc/SBA_Library/blob/master/UART/readme.md
Image=https://raw.githubusercontent.com/mriscoc/SBA-Library/master/UART/image.png
Categories=IO, COMM
SBAversion=1.1

[CONFIG]
ADRLINES=1
DATILINES=16
DATOLINES=16

[ADDRESS]
UART0=0
UART1=1

[GENERIC]
debug=debug
sysfrec=sysfrec
baud=115200
rxbuff=8

[INTERFACE]
RX=RXRS
TX=TXRS

[EXTERNAL]
RXRS=in 
TXRS=out

[SIGNALS]


[REQUIREMENTS]
IPCores=RSTX,RSRX
