`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: BranchDecisionMaking
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Decide whether to branch 
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½å’Œæ¥å£è¯´æ˜?
    //BranchDecisionMakingæ¥å—ä¸¤ä¸ªæ“ä½œæ•°ï¼Œæ ¹æ®BranchTypeEçš„ä¸åŒï¼Œè¿›è¡Œä¸åŒçš„åˆ¤æ–­ï¼Œå½“åˆ†æ”¯åº”è¯¥takenæ—¶ï¼Œä»¤BranchE=1'b1
    //BranchTypeEçš„ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
//æ¨èæ ¼å¼ï¼?
    //case()
    //    `BEQ: ???
    //      .......
    //    default:                            BranchE<=1'b0;  //NOBRANCH
    //endcase
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—
 
`include "Parameters.v"   
module BranchDecisionMaking(
    input wire [2:0] BranchTypeE,
    input wire [31:0] Operand1,Operand2,
    output reg BranchE
    );
	
	always@(*)
	begin
		BranchE = 1'b0;
    	case(BranchTypeE)
	    	`NOBRANCH:
	    	begin
	    	end
    		`BEQ:
			begin
				if(Operand1 == Operand2)
					BranchE = 1'b1;
			end
    		`BNE:
			begin
				if(Operand1 != Operand2)
					BranchE = 1'b1;
			end
    		`BLT:
			begin
				if($signed(Operand1) < $signed(Operand2))
					BranchE = 1'b1;
			end
    		`BLTU:
			begin
				if(Operand1 < Operand2)
					BranchE = 1'b1;
			end
    		`BGE:
			begin
				if($signed(Operand1) > $signed(Operand2))
					BranchE = 1'b1;
			end
    		`BGEU:	  
			begin
				if(Operand1 > Operand2)
					BranchE = 1'b1;
			end
    	endcase
	end
endmodule

