// Seed: 2911363248
module module_0 (
    output tri   id_0,
    output tri   id_1,
    output logic id_2
);
  always_ff begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4
);
  logic [-1 : -1 'h0] id_6 = -1 == -1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = -1 || -1;
  if (1) begin : LABEL_0
    logic id_7;
    wire  id_8;
  end else begin : LABEL_1
    always_comb begin : LABEL_2
      if (1) begin : LABEL_3
        id_1 <= #id_3 1;
      end
    end
  end
  assign id_2 = 1;
endmodule
