;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @23, 0
	SPL 0, -202
	SPL 0, -202
	JMN 0, #2
	SPL 0, <22
	ADD 100, 9
	SLT 210, 60
	JMN -7, @-420
	ADD 100, 9
	SUB 2, 0
	MOV 0, -202
	SLT 0, @42
	JMN -7, @-420
	SUB @121, 106
	ADD 210, 60
	SUB @23, 0
	SLT #100, -104
	JMN 0, #2
	SUB 0, @42
	JMN 0, -202
	SPL 0, <42
	SUB @127, 100
	SUB @127, 100
	JMN 0, #2
	CMP 270, 1
	SUB #17, @230
	SPL 0, <42
	ADD 270, 1
	ADD 270, 1
	SPL 0, <-2
	ADD 3, @129
	ADD 270, 1
	JMN 3, @20
	ADD 270, 1
	DJN -1, @-20
	SLT 0, @42
	MOV -0, -212
	MOV -0, -212
	ADD 270, 1
	ADD @-270, 1
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, -202
	MOV -1, <-20
