Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 15 13:18:38 2026
| Host         : DESKTOP-66O4QSA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file transform_to_berger_from_7421bcd_timing_summary_routed.rpt -pb transform_to_berger_from_7421bcd_timing_summary_routed.pb -rpx transform_to_berger_from_7421bcd_timing_summary_routed.rpx -warn_on_violation
| Design       : transform_to_berger_from_7421bcd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.475ns  (logic 5.587ns (41.462%)  route 7.888ns (58.538%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           3.824     5.279    SW_IBUF[14]
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.403 r  LED_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           1.107     6.510    LED_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I3_O)        0.152     6.662 r  LED_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.464     7.126    LED_OBUF[4]_inst_i_6_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.326     7.452 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.493     9.945    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.475 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.475    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.883ns  (logic 5.558ns (43.144%)  route 7.325ns (56.856%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           3.824     5.279    SW_IBUF[14]
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.403 r  LED_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           1.107     6.510    LED_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I3_O)        0.152     6.662 r  LED_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.697     7.359    LED_OBUF[4]_inst_i_6_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I1_O)        0.326     7.685 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.697     9.382    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.883 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.883    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.846ns  (logic 5.566ns (43.328%)  route 7.280ns (56.672%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           3.812     5.268    SW_IBUF[14]
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     5.392 f  LED_OBUF[4]_inst_i_9/O
                         net (fo=3, routed)           0.950     6.341    LED_OBUF[4]_inst_i_9_n_0
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     6.493 r  LED_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.830     7.323    LED_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.688     9.337    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.846 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.846    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.694ns  (logic 5.566ns (43.849%)  route 7.128ns (56.151%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           3.812     5.268    SW_IBUF[14]
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     5.392 f  LED_OBUF[4]_inst_i_9/O
                         net (fo=3, routed)           0.950     6.341    LED_OBUF[4]_inst_i_9_n_0
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.152     6.493 r  LED_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.837     7.330    LED_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.326     7.656 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.529     9.185    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.694 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.694    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.413ns  (logic 5.208ns (41.955%)  route 7.205ns (58.045%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           3.824     5.279    SW_IBUF[14]
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.403 r  LED_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           1.109     6.512    LED_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.636 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.272     8.908    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.413 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.413    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.529ns (61.487%)  route 0.958ns (38.513%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.454     0.684    SW_IBUF[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.729 r  LED_OBUF[4]_inst_i_3/O
                         net (fo=3, routed)           0.222     0.951    LED_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.996 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.277    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.487 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.487    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.529ns (60.046%)  route 1.017ns (39.954%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.454     0.684    SW_IBUF[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.729 f  LED_OBUF[4]_inst_i_3/O
                         net (fo=3, routed)           0.221     0.950    LED_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.995 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.337    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.546 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.546    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.519ns (58.923%)  route 1.059ns (41.077%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=5, routed)           0.574     0.801    SW_IBUF[7]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.846 r  LED_OBUF[4]_inst_i_4/O
                         net (fo=3, routed)           0.141     0.986    LED_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.045     1.031 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.345     1.376    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.578 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.578    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.478ns (54.581%)  route 1.230ns (45.419%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=5, routed)           0.650     0.877    SW_IBUF[7]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.922 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.502    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.708 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.708    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.503ns (52.076%)  route 1.383ns (47.924%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=5, routed)           0.686     0.913    SW_IBUF[7]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.958 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.696     1.655    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.885 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.885    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





