{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508239944485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508239944495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 05:32:24 2017 " "Processing started: Tue Oct 17 05:32:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508239944495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239944495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesadorJOF32 -c procesadorJOF32_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesadorJOF32 -c procesadorJOF32_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239944495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508239945335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508239945335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1port " "Found entity 1: ram_1port" {  } { { "ram_1port.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "write_back.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/write_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1 " "Found entity 1: sumador1" {  } { { "sumador1.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/sumador1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file registro_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro_mem_wb " "Found entity 1: registro_mem_wb" {  } { { "registro_mem_wb.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_mem_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file registro_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro_if_id " "Found entity 1: registro_if_id" {  } { { "registro_if_id.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_if_id.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966707 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registro_id_ex.v(74) " "Verilog HDL information at registro_id_ex.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "registro_id_ex.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_id_ex.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508239966707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file registro_id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro_id_ex " "Found entity 1: registro_id_ex" {  } { { "registro_id_ex.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file registro_ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro_ex_mem " "Found entity 1: registro_ex_mem" {  } { { "registro_ex_mem.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_ex_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file register_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_pc " "Found entity 1: register_pc" {  } { { "register_pc.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/register_pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file register_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_memory " "Found entity 1: register_memory" {  } { { "register_memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/register_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadorjof32_top.v 1 1 " "Found 1 design units, including 1 entities, in source file procesadorjof32_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesadorJOF32_top " "Found entity 1: procesadorJOF32_top" {  } { { "procesadorJOF32_top.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_comparator " "Found entity 1: n_bit_comparator" {  } { { "n_bit_comparator.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/n_bit_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/n_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxwb.v 1 1 " "Found 1 design units, including 1 entities, in source file muxwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxwb " "Found entity 1: muxwb" {  } { { "muxwb.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxwb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxpc " "Found entity 1: muxpc" {  } { { "muxpc.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxpc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxexe.v 1 1 " "Found 1 design units, including 1 entities, in source file muxexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxexe " "Found entity 1: muxexe" {  } { { "muxexe.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxexe.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.v 1 1 " "Found 1 design units, including 1 entities, in source file muxalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxalu " "Found entity 1: muxalu" {  } { { "muxalu.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxalu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ld.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_ld.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ld " "Found entity 1: mux_ld" {  } { { "mux_ld.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/mux_ld.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/execute.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966757 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_memory.v(33) " "Verilog HDL information at data_memory.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "data_memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/data_memory.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508239966767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239966777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239966777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesadorJOF32_top " "Elaborating entity \"procesadorJOF32_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508239966977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:b2v_inst " "Elaborating entity \"decode\" for hierarchy \"decode:b2v_inst\"" {  } { { "procesadorJOF32_top.v" "b2v_inst" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239966987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend decode:b2v_inst\|sign_extend:sign " "Elaborating entity \"sign_extend\" for hierarchy \"decode:b2v_inst\|sign_extend:sign\"" {  } { { "decode.v" "sign" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/decode.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239966987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_comparator decode:b2v_inst\|n_bit_comparator:comp " "Elaborating entity \"n_bit_comparator\" for hierarchy \"decode:b2v_inst\|n_bit_comparator:comp\"" {  } { { "decode.v" "comp" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/decode.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239966987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_memory decode:b2v_inst\|register_memory:reg_mem " "Elaborating entity \"register_memory\" for hierarchy \"decode:b2v_inst\|register_memory:reg_mem\"" {  } { { "decode.v" "reg_mem" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/decode.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239966997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram decode:b2v_inst\|register_memory:reg_mem\|altsyncram:mem\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"decode:b2v_inst\|register_memory:reg_mem\|altsyncram:mem\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode:b2v_inst\|register_memory:reg_mem\|altsyncram:mem\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"decode:b2v_inst\|register_memory:reg_mem\|altsyncram:mem\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode:b2v_inst\|register_memory:reg_mem\|altsyncram:mem\[0\]\[31\]__1 " "Instantiated megafunction \"decode:b2v_inst\|register_memory:reg_mem\|altsyncram:mem\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967097 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508239967097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvj1 " "Found entity 1: altsyncram_mvj1" {  } { { "db/altsyncram_mvj1.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/altsyncram_mvj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239967187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239967187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvj1 decode:b2v_inst\|register_memory:reg_mem\|altsyncram:mem\[0\]\[31\]__1\|altsyncram_mvj1:auto_generated " "Elaborating entity \"altsyncram_mvj1\" for hierarchy \"decode:b2v_inst\|register_memory:reg_mem\|altsyncram:mem\[0\]\[31\]__1\|altsyncram_mvj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_id_ex registro_id_ex:b2v_inst10 " "Elaborating entity \"registro_id_ex\" for hierarchy \"registro_id_ex:b2v_inst10\"" {  } { { "procesadorJOF32_top.v" "b2v_inst10" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_mem_wb registro_mem_wb:b2v_inst11 " "Elaborating entity \"registro_mem_wb\" for hierarchy \"registro_mem_wb:b2v_inst11\"" {  } { { "procesadorJOF32_top.v" "b2v_inst11" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:b2v_inst12 " "Elaborating entity \"fetch\" for hierarchy \"fetch:b2v_inst12\"" {  } { { "procesadorJOF32_top.v" "b2v_inst12" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxpc fetch:b2v_inst12\|muxpc:mpc " "Elaborating entity \"muxpc\" for hierarchy \"fetch:b2v_inst12\|muxpc:mpc\"" {  } { { "fetch.v" "mpc" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1 fetch:b2v_inst12\|sumador1:sum1 " "Elaborating entity \"sumador1\" for hierarchy \"fetch:b2v_inst12\|sumador1:sum1\"" {  } { { "fetch.v" "sum1" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_pc fetch:b2v_inst12\|register_pc:regPC " "Elaborating entity \"register_pc\" for hierarchy \"fetch:b2v_inst12\|register_pc:regPC\"" {  } { { "fetch.v" "regPC" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory fetch:b2v_inst12\|instruction_memory:intMem " "Elaborating entity \"instruction_memory\" for hierarchy \"fetch:b2v_inst12\|instruction_memory:intMem\"" {  } { { "fetch.v" "intMem" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetch:b2v_inst12\|instruction_memory:intMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fetch:b2v_inst12\|instruction_memory:intMem\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:b2v_inst12\|instruction_memory:intMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fetch:b2v_inst12\|instruction_memory:intMem\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:b2v_inst12\|instruction_memory:intMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"fetch:b2v_inst12\|instruction_memory:intMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fuerza_bruta.hex " "Parameter \"init_file\" = \"fuerza_bruta.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967257 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508239967257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otg1 " "Found entity 1: altsyncram_otg1" {  } { { "db/altsyncram_otg1.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/altsyncram_otg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239967380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239967380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_otg1 fetch:b2v_inst12\|instruction_memory:intMem\|altsyncram:altsyncram_component\|altsyncram_otg1:auto_generated " "Elaborating entity \"altsyncram_otg1\" for hierarchy \"fetch:b2v_inst12\|instruction_memory:intMem\|altsyncram:altsyncram_component\|altsyncram_otg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control fetch:b2v_inst12\|branch_control:branch_c " "Elaborating entity \"branch_control\" for hierarchy \"fetch:b2v_inst12\|branch_control:branch_c\"" {  } { { "fetch.v" "branch_c" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_if_id registro_if_id:b2v_inst17 " "Elaborating entity \"registro_if_id\" for hierarchy \"registro_if_id:b2v_inst17\"" {  } { { "procesadorJOF32_top.v" "b2v_inst17" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:b2v_inst4 " "Elaborating entity \"control\" for hierarchy \"control:b2v_inst4\"" {  } { { "procesadorJOF32_top.v" "b2v_inst4" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back write_back:b2v_inst5 " "Elaborating entity \"write_back\" for hierarchy \"write_back:b2v_inst5\"" {  } { { "procesadorJOF32_top.v" "b2v_inst5" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxwb write_back:b2v_inst5\|muxwb:mwb " "Elaborating entity \"muxwb\" for hierarchy \"write_back:b2v_inst5\|muxwb:mwb\"" {  } { { "write_back.v" "mwb" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/write_back.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_ex_mem registro_ex_mem:b2v_inst7 " "Elaborating entity \"registro_ex_mem\" for hierarchy \"registro_ex_mem:b2v_inst7\"" {  } { { "procesadorJOF32_top.v" "b2v_inst7" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:b2v_inst8 " "Elaborating entity \"memory\" for hierarchy \"memory:b2v_inst8\"" {  } { { "procesadorJOF32_top.v" "b2v_inst8" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ld memory:b2v_inst8\|mux_ld:m_ld " "Elaborating entity \"mux_ld\" for hierarchy \"memory:b2v_inst8\|mux_ld:m_ld\"" {  } { { "memory.v" "m_ld" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/memory.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory memory:b2v_inst8\|data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"memory:b2v_inst8\|data_memory:data_mem\"" {  } { { "memory.v" "data_mem" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/memory.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.v(23) " "Verilog HDL assignment warning at data_memory.v(23): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/data_memory.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508239967410 "|procesadorJOF32_top|memory:b2v_inst8|data_memory:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 data_memory.v(36) " "Verilog HDL assignment warning at data_memory.v(36): truncated value with size 32 to match size of target (2)" {  } { { "data_memory.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/data_memory.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508239967410 "|procesadorJOF32_top|memory:b2v_inst8|data_memory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1port memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram " "Elaborating entity \"ram_1port\" for hierarchy \"memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\"" {  } { { "data_memory.v" "ram" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/data_memory.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1port.v" "altsyncram_component" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1port.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lorem_Ipsum_64Kb.hex " "Parameter \"init_file\" = \"Lorem_Ipsum_64Kb.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239967424 ""}  } { { "ram_1port.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508239967424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ip1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ip1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ip1 " "Found entity 1: altsyncram_8ip1" {  } { { "db/altsyncram_8ip1.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/altsyncram_8ip1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239967612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239967612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ip1 memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\|altsyncram_8ip1:auto_generated " "Elaborating entity \"altsyncram_8ip1\" for hierarchy \"memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\|altsyncram_8ip1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239967746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239967746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\|altsyncram_8ip1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\|altsyncram_8ip1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_8ip1.tdf" "decode3" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/altsyncram_8ip1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239967838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239967838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\|altsyncram_8ip1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\|altsyncram_8ip1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_8ip1.tdf" "rden_decode" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/altsyncram_8ip1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239967948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239967948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\|altsyncram_8ip1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"memory:b2v_inst8\|data_memory:data_mem\|ram_1port:ram\|altsyncram:altsyncram_component\|altsyncram_8ip1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_8ip1.tdf" "mux2" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/altsyncram_8ip1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:b2v_inst9 " "Elaborating entity \"execute\" for hierarchy \"execute:b2v_inst9\"" {  } { { "procesadorJOF32_top.v" "b2v_inst9" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute:b2v_inst9\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"execute:b2v_inst9\|alu:alu\"" {  } { { "execute.v" "alu" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/execute.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxalu execute:b2v_inst9\|muxalu:mux_alu " "Elaborating entity \"muxalu\" for hierarchy \"execute:b2v_inst9\|muxalu:mux_alu\"" {  } { { "execute.v" "mux_alu" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/execute.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxexe execute:b2v_inst9\|muxexe:MuxExe " "Elaborating entity \"muxexe\" for hierarchy \"execute:b2v_inst9\|muxexe:MuxExe\"" {  } { { "execute.v" "MuxExe" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/execute.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239967988 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute:b2v_inst9\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute:b2v_inst9\|alu:alu\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/alu.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508239972360 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1508239972360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute:b2v_inst9\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"execute:b2v_inst9\|alu:alu\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/alu.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239972640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute:b2v_inst9\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"execute:b2v_inst9\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239972640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239972640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239972640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508239972640 ""}  } { { "alu.v" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/alu.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508239972640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239972790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239972790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239972840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239972840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508239972980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239972980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508239977776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Javier/Documents/Altera/ProcesadorJOF32/output_files/procesadorJOF32_top.map.smsg " "Generated suppressed messages file C:/Users/Javier/Documents/Altera/ProcesadorJOF32/output_files/procesadorJOF32_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239982028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508239983629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508239983629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2698 " "Implemented 2698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508239986111 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508239986111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2311 " "Implemented 2311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508239986111 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508239986111 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1508239986111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508239986111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508239986221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 05:33:06 2017 " "Processing ended: Tue Oct 17 05:33:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508239986221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508239986221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508239986221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508239986221 ""}
