Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Mar  8 23:17:47 2024
| Host         : LAPTOP-D2TRK901 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file camera_vga_display_top_timing_summary_routed.rpt -pb camera_vga_display_top_timing_summary_routed.pb -rpx camera_vga_display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : camera_vga_display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       64          
DPIR-1     Warning           Asynchronous driver check                                         20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (12)
6. checking no_output_delay (23)
7. checking multiple_clock (303)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (303)
--------------------------------
 There are 303 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.798        0.000                      0                  953        0.043        0.000                      0                  953        3.000        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk                                  {0.000 5.000}      10.000          100.000         
  clk_out3_clock_PLL_100_50_25MHz    {0.000 20.000}     40.000          25.000          
  clkfbout_clock_PLL_100_50_25MHz    {0.000 5.000}      10.000          100.000         
sys_clk_pin                          {0.000 5.000}      10.000          100.000         
  clk_out3_clock_PLL_100_50_25MHz_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clock_PLL_100_50_25MHz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out3_clock_PLL_100_50_25MHz         25.798        0.000                      0                  953        0.137        0.000                      0                  953       19.500        0.000                       0                   305  
  clkfbout_clock_PLL_100_50_25MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out3_clock_PLL_100_50_25MHz_1       25.801        0.000                      0                  953        0.137        0.000                      0                  953       19.500        0.000                       0                   305  
  clkfbout_clock_PLL_100_50_25MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clock_PLL_100_50_25MHz_1  clk_out3_clock_PLL_100_50_25MHz         25.798        0.000                      0                  953        0.043        0.000                      0                  953  
clk_out3_clock_PLL_100_50_25MHz    clk_out3_clock_PLL_100_50_25MHz_1       25.798        0.000                      0                  953        0.043        0.000                      0                  953  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_out3_clock_PLL_100_50_25MHz                                       
(none)                             clk_out3_clock_PLL_100_50_25MHz_1                                     
(none)                             clkfbout_clock_PLL_100_50_25MHz                                       
(none)                             clkfbout_clock_PLL_100_50_25MHz_1                                     
(none)                                                                clk_out3_clock_PLL_100_50_25MHz    
(none)                                                                clk_out3_clock_PLL_100_50_25MHz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       25.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.798ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.284ns (32.716%)  route 8.810ns (67.284%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.545 r  color_to_gray/dout2__0_carry/O[3]
                         net (fo=1, routed)           0.675     7.220    color_to_gray/C[5]
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     7.527 r  color_to_gray/line_bram_i_12/O
                         net (fo=1, routed)           0.000     7.527    color_to_gray/line_bram_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  color_to_gray/line_bram_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.059    color_to_gray/line_bram_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.281 r  color_to_gray/line_bram_i_3/O[0]
                         net (fo=1, routed)           0.578     8.859    color_to_gray/PCOUT[9]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     9.798 r  color_to_gray/line_bram_i_1/O[3]
                         net (fo=1, routed)           2.380    12.177    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.919    37.975    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.975    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 25.798    

Slack (MET) :             25.857ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        13.039ns  (logic 4.224ns (32.394%)  route 8.815ns (67.606%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.545 r  color_to_gray/dout2__0_carry/O[3]
                         net (fo=1, routed)           0.675     7.220    color_to_gray/C[5]
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     7.527 r  color_to_gray/line_bram_i_12/O
                         net (fo=1, routed)           0.000     7.527    color_to_gray/line_bram_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  color_to_gray/line_bram_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.059    color_to_gray/line_bram_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.281 r  color_to_gray/line_bram_i_3/O[0]
                         net (fo=1, routed)           0.578     8.859    color_to_gray/PCOUT[9]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.738 r  color_to_gray/line_bram_i_1/O[2]
                         net (fo=1, routed)           2.385    12.122    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.915    37.979    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                 25.857    

Slack (MET) :             26.008ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        12.887ns  (logic 4.326ns (33.568%)  route 8.561ns (66.432%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.480 r  color_to_gray/dout2__0_carry/O[2]
                         net (fo=1, routed)           0.444     6.924    color_to_gray/C[4]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.301     7.225 r  color_to_gray/line_bram_i_17/O
                         net (fo=1, routed)           0.000     7.225    color_to_gray/line_bram_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.626 r  color_to_gray/line_bram_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.626    color_to_gray/line_bram_i_6_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  color_to_gray/line_bram_i_4/O[0]
                         net (fo=1, routed)           0.589     8.436    color_to_gray/PCOUT[5]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.285 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.285    color_to_gray/line_bram_i_2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.619 r  color_to_gray/line_bram_i_1/O[1]
                         net (fo=1, routed)           2.351    11.970    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.916    37.978    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.978    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                 26.008    

Slack (MET) :             26.100ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 4.214ns (32.924%)  route 8.585ns (67.076%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.480 r  color_to_gray/dout2__0_carry/O[2]
                         net (fo=1, routed)           0.444     6.924    color_to_gray/C[4]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.301     7.225 r  color_to_gray/line_bram_i_17/O
                         net (fo=1, routed)           0.000     7.225    color_to_gray/line_bram_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.626 r  color_to_gray/line_bram_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.626    color_to_gray/line_bram_i_6_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  color_to_gray/line_bram_i_4/O[0]
                         net (fo=1, routed)           0.589     8.436    color_to_gray/PCOUT[5]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.285 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.285    color_to_gray/line_bram_i_2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.507 r  color_to_gray/line_bram_i_1/O[0]
                         net (fo=1, routed)           2.375    11.882    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    37.982    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                 26.100    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[14]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[15]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[16]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.197%)  route 0.216ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.236    ov7670_setup_module_top/ov7670_setup_rom/Q[6]
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.879    -0.810    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.373    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.592    -0.589    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.361    ov7670_setup_module_top/sccb_communication/set_data_reg[6]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.316 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    ov7670_setup_module_top/sccb_communication/load_txm_byte[6]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120    -0.456    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.091    -0.384    ov7670_setup_module_top/sccb_communication/set_data_reg[4]
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.339 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.121    -0.482    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.979%)  route 0.260ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.596    -0.585    line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y24         RAMB18E1                                     r  line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    -0.381 r  line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.260    -0.121    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y25         RAMB18E1                                     r  line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.874    -0.815    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.561    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296    -0.265    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_control/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.562    -0.619    vga_control/clk_out3
    SLICE_X13Y34         FDCE                                         r  vga_control/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vga_control/vcount_reg[2]/Q
                         net (fo=9, routed)           0.102    -0.376    vga_control/vcount[2]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.331 r  vga_control/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    vga_control/vcount[5]_i_1_n_0
    SLICE_X12Y34         FDCE                                         r  vga_control/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.830    -0.860    vga_control/clk_out3
    SLICE_X12Y34         FDCE                                         r  vga_control/vcount_reg[5]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.120    -0.486    vga_control/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.476%)  route 0.241ns (59.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/Q
                         net (fo=6, routed)           0.241    -0.210    ov7670_setup_module_top/ov7670_setup_rom/Q[2]
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.879    -0.810    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.373    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/ready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.590    -0.591    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y37          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/Q
                         net (fo=4, routed)           0.110    -0.340    ov7670_setup_module_top/sccb_communication/sccb_start_sign
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  ov7670_setup_module_top/sccb_communication/ready_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.295    ov7670_setup_module_top/sccb_communication/ready_reg_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  ov7670_setup_module_top/sccb_communication/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.860    -0.830    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y37          FDRE                                         r  ov7670_setup_module_top/sccb_communication/ready_reg_reg/C
                         clock pessimism              0.251    -0.578    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.458    ov7670_setup_module_top/sccb_communication/ready_reg_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y43          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.364    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[1]
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.072    -0.528    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.592    -0.589    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y41          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.338    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[3]
    SLICE_X7Y40          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y40          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.070    -0.503    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y43          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.337    ov7670_setup_module_top/sccb_communication/D[6]
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.070    -0.503    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y15     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y15     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y14      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y14      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y16     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y16     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y15     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y15     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y14      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y14      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y16     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y16     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_PLL_100_50_25MHz
  To Clock:  clkfbout_clock_PLL_100_50_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_PLL_100_50_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       25.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.801ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.284ns (32.716%)  route 8.810ns (67.284%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.545 r  color_to_gray/dout2__0_carry/O[3]
                         net (fo=1, routed)           0.675     7.220    color_to_gray/C[5]
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     7.527 r  color_to_gray/line_bram_i_12/O
                         net (fo=1, routed)           0.000     7.527    color_to_gray/line_bram_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  color_to_gray/line_bram_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.059    color_to_gray/line_bram_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.281 r  color_to_gray/line_bram_i_3/O[0]
                         net (fo=1, routed)           0.578     8.859    color_to_gray/PCOUT[9]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     9.798 r  color_to_gray/line_bram_i_1/O[3]
                         net (fo=1, routed)           2.380    12.177    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.919    37.979    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 25.801    

Slack (MET) :             25.860ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        13.039ns  (logic 4.224ns (32.394%)  route 8.815ns (67.606%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.545 r  color_to_gray/dout2__0_carry/O[3]
                         net (fo=1, routed)           0.675     7.220    color_to_gray/C[5]
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     7.527 r  color_to_gray/line_bram_i_12/O
                         net (fo=1, routed)           0.000     7.527    color_to_gray/line_bram_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  color_to_gray/line_bram_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.059    color_to_gray/line_bram_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.281 r  color_to_gray/line_bram_i_3/O[0]
                         net (fo=1, routed)           0.578     8.859    color_to_gray/PCOUT[9]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.738 r  color_to_gray/line_bram_i_1/O[2]
                         net (fo=1, routed)           2.385    12.122    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.915    37.983    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.983    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                 25.860    

Slack (MET) :             26.012ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        12.887ns  (logic 4.326ns (33.568%)  route 8.561ns (66.432%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.480 r  color_to_gray/dout2__0_carry/O[2]
                         net (fo=1, routed)           0.444     6.924    color_to_gray/C[4]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.301     7.225 r  color_to_gray/line_bram_i_17/O
                         net (fo=1, routed)           0.000     7.225    color_to_gray/line_bram_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.626 r  color_to_gray/line_bram_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.626    color_to_gray/line_bram_i_6_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  color_to_gray/line_bram_i_4/O[0]
                         net (fo=1, routed)           0.589     8.436    color_to_gray/PCOUT[5]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.285 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.285    color_to_gray/line_bram_i_2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.619 r  color_to_gray/line_bram_i_1/O[1]
                         net (fo=1, routed)           2.351    11.970    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.916    37.982    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                 26.012    

Slack (MET) :             26.104ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 4.214ns (32.924%)  route 8.585ns (67.076%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.480 r  color_to_gray/dout2__0_carry/O[2]
                         net (fo=1, routed)           0.444     6.924    color_to_gray/C[4]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.301     7.225 r  color_to_gray/line_bram_i_17/O
                         net (fo=1, routed)           0.000     7.225    color_to_gray/line_bram_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.626 r  color_to_gray/line_bram_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.626    color_to_gray/line_bram_i_6_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  color_to_gray/line_bram_i_4/O[0]
                         net (fo=1, routed)           0.589     8.436    color_to_gray/PCOUT[5]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.285 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.285    color_to_gray/line_bram_i_2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.507 r  color_to_gray/line_bram_i_1/O[0]
                         net (fo=1, routed)           2.375    11.882    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    37.986    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.986    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                 26.104    

Slack (MET) :             31.114ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.091    38.987    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.558    ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.558    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.114    

Slack (MET) :             31.114ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.091    38.987    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.558    ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.558    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.114    

Slack (MET) :             31.114ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.091    38.987    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.558    ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.558    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.114    

Slack (MET) :             31.120ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[14]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.091    38.989    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.465    ov7670_setup_module_top/ov767_setup/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.120    

Slack (MET) :             31.120ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[15]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.091    38.989    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.465    ov7670_setup_module_top/ov767_setup/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.120    

Slack (MET) :             31.120ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[16]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.091    38.989    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.465    ov7670_setup_module_top/ov767_setup/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.197%)  route 0.216ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.236    ov7670_setup_module_top/ov7670_setup_rom/Q[6]
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.879    -0.810    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.373    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.592    -0.589    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.361    ov7670_setup_module_top/sccb_communication/set_data_reg[6]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.316 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    ov7670_setup_module_top/sccb_communication/load_txm_byte[6]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120    -0.456    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.091    -0.384    ov7670_setup_module_top/sccb_communication/set_data_reg[4]
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.339 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.121    -0.482    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.979%)  route 0.260ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.596    -0.585    line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y24         RAMB18E1                                     r  line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    -0.381 r  line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.260    -0.121    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y25         RAMB18E1                                     r  line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.874    -0.815    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.561    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296    -0.265    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_control/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.562    -0.619    vga_control/clk_out3
    SLICE_X13Y34         FDCE                                         r  vga_control/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vga_control/vcount_reg[2]/Q
                         net (fo=9, routed)           0.102    -0.376    vga_control/vcount[2]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.331 r  vga_control/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    vga_control/vcount[5]_i_1_n_0
    SLICE_X12Y34         FDCE                                         r  vga_control/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.830    -0.860    vga_control/clk_out3
    SLICE_X12Y34         FDCE                                         r  vga_control/vcount_reg[5]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.120    -0.486    vga_control/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.476%)  route 0.241ns (59.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/Q
                         net (fo=6, routed)           0.241    -0.210    ov7670_setup_module_top/ov7670_setup_rom/Q[2]
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.879    -0.810    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.373    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/ready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.590    -0.591    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y37          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/Q
                         net (fo=4, routed)           0.110    -0.340    ov7670_setup_module_top/sccb_communication/sccb_start_sign
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  ov7670_setup_module_top/sccb_communication/ready_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.295    ov7670_setup_module_top/sccb_communication/ready_reg_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  ov7670_setup_module_top/sccb_communication/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.860    -0.830    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y37          FDRE                                         r  ov7670_setup_module_top/sccb_communication/ready_reg_reg/C
                         clock pessimism              0.251    -0.578    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.458    ov7670_setup_module_top/sccb_communication/ready_reg_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y43          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.364    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[1]
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.072    -0.528    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.592    -0.589    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y41          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.338    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[3]
    SLICE_X7Y40          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y40          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.070    -0.503    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y43          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.337    ov7670_setup_module_top/sccb_communication/D[6]
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.070    -0.503    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock_PLL_100_50_25MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y15     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y15     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y14      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y14      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y16     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y16     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y15     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y15     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y14      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y14      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y16     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y16     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_PLL_100_50_25MHz_1
  To Clock:  clkfbout_clock_PLL_100_50_25MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_PLL_100_50_25MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_PLL_100_50_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       25.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.798ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.284ns (32.716%)  route 8.810ns (67.284%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.545 r  color_to_gray/dout2__0_carry/O[3]
                         net (fo=1, routed)           0.675     7.220    color_to_gray/C[5]
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     7.527 r  color_to_gray/line_bram_i_12/O
                         net (fo=1, routed)           0.000     7.527    color_to_gray/line_bram_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  color_to_gray/line_bram_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.059    color_to_gray/line_bram_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.281 r  color_to_gray/line_bram_i_3/O[0]
                         net (fo=1, routed)           0.578     8.859    color_to_gray/PCOUT[9]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     9.798 r  color_to_gray/line_bram_i_1/O[3]
                         net (fo=1, routed)           2.380    12.177    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.919    37.975    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.975    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 25.798    

Slack (MET) :             25.857ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        13.039ns  (logic 4.224ns (32.394%)  route 8.815ns (67.606%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.545 r  color_to_gray/dout2__0_carry/O[3]
                         net (fo=1, routed)           0.675     7.220    color_to_gray/C[5]
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     7.527 r  color_to_gray/line_bram_i_12/O
                         net (fo=1, routed)           0.000     7.527    color_to_gray/line_bram_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  color_to_gray/line_bram_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.059    color_to_gray/line_bram_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.281 r  color_to_gray/line_bram_i_3/O[0]
                         net (fo=1, routed)           0.578     8.859    color_to_gray/PCOUT[9]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.738 r  color_to_gray/line_bram_i_1/O[2]
                         net (fo=1, routed)           2.385    12.122    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.915    37.979    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                 25.857    

Slack (MET) :             26.008ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        12.887ns  (logic 4.326ns (33.568%)  route 8.561ns (66.432%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.480 r  color_to_gray/dout2__0_carry/O[2]
                         net (fo=1, routed)           0.444     6.924    color_to_gray/C[4]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.301     7.225 r  color_to_gray/line_bram_i_17/O
                         net (fo=1, routed)           0.000     7.225    color_to_gray/line_bram_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.626 r  color_to_gray/line_bram_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.626    color_to_gray/line_bram_i_6_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  color_to_gray/line_bram_i_4/O[0]
                         net (fo=1, routed)           0.589     8.436    color_to_gray/PCOUT[5]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.285 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.285    color_to_gray/line_bram_i_2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.619 r  color_to_gray/line_bram_i_1/O[1]
                         net (fo=1, routed)           2.351    11.970    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.916    37.978    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.978    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                 26.008    

Slack (MET) :             26.100ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 4.214ns (32.924%)  route 8.585ns (67.076%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.480 r  color_to_gray/dout2__0_carry/O[2]
                         net (fo=1, routed)           0.444     6.924    color_to_gray/C[4]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.301     7.225 r  color_to_gray/line_bram_i_17/O
                         net (fo=1, routed)           0.000     7.225    color_to_gray/line_bram_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.626 r  color_to_gray/line_bram_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.626    color_to_gray/line_bram_i_6_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  color_to_gray/line_bram_i_4/O[0]
                         net (fo=1, routed)           0.589     8.436    color_to_gray/PCOUT[5]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.285 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.285    color_to_gray/line_bram_i_2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.507 r  color_to_gray/line_bram_i_1/O[0]
                         net (fo=1, routed)           2.375    11.882    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    37.982    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                 26.100    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[14]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[15]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[16]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.197%)  route 0.216ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.236    ov7670_setup_module_top/ov7670_setup_rom/Q[6]
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.879    -0.810    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.095    -0.461    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.278    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.592    -0.589    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.361    ov7670_setup_module_top/sccb_communication/set_data_reg[6]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.316 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    ov7670_setup_module_top/sccb_communication/load_txm_byte[6]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.095    -0.482    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120    -0.362    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.091    -0.384    ov7670_setup_module_top/sccb_communication/set_data_reg[4]
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.339 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.121    -0.388    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.979%)  route 0.260ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.596    -0.585    line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y24         RAMB18E1                                     r  line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    -0.381 r  line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.260    -0.121    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y25         RAMB18E1                                     r  line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.874    -0.815    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.561    
                         clock uncertainty            0.095    -0.466    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296    -0.170    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_control/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.562    -0.619    vga_control/clk_out3
    SLICE_X13Y34         FDCE                                         r  vga_control/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vga_control/vcount_reg[2]/Q
                         net (fo=9, routed)           0.102    -0.376    vga_control/vcount[2]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.331 r  vga_control/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    vga_control/vcount[5]_i_1_n_0
    SLICE_X12Y34         FDCE                                         r  vga_control/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.830    -0.860    vga_control/clk_out3
    SLICE_X12Y34         FDCE                                         r  vga_control/vcount_reg[5]/C
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.120    -0.392    vga_control/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.476%)  route 0.241ns (59.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/Q
                         net (fo=6, routed)           0.241    -0.210    ov7670_setup_module_top/ov7670_setup_rom/Q[2]
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.879    -0.810    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.095    -0.461    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.278    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/ready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.590    -0.591    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y37          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/Q
                         net (fo=4, routed)           0.110    -0.340    ov7670_setup_module_top/sccb_communication/sccb_start_sign
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  ov7670_setup_module_top/sccb_communication/ready_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.295    ov7670_setup_module_top/sccb_communication/ready_reg_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  ov7670_setup_module_top/sccb_communication/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.860    -0.830    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y37          FDRE                                         r  ov7670_setup_module_top/sccb_communication/ready_reg_reg/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.095    -0.484    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.364    ov7670_setup_module_top/sccb_communication/ready_reg_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y43          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.364    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[1]
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.095    -0.506    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.072    -0.434    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.592    -0.589    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y41          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.338    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[3]
    SLICE_X7Y40          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y40          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.070    -0.409    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y43          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.337    ov7670_setup_module_top/sccb_communication/D[6]
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.070    -0.409    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       25.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.798ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.284ns (32.716%)  route 8.810ns (67.284%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.545 r  color_to_gray/dout2__0_carry/O[3]
                         net (fo=1, routed)           0.675     7.220    color_to_gray/C[5]
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     7.527 r  color_to_gray/line_bram_i_12/O
                         net (fo=1, routed)           0.000     7.527    color_to_gray/line_bram_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  color_to_gray/line_bram_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.059    color_to_gray/line_bram_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.281 r  color_to_gray/line_bram_i_3/O[0]
                         net (fo=1, routed)           0.578     8.859    color_to_gray/PCOUT[9]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     9.798 r  color_to_gray/line_bram_i_1/O[3]
                         net (fo=1, routed)           2.380    12.177    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.919    37.975    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.975    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 25.798    

Slack (MET) :             25.857ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        13.039ns  (logic 4.224ns (32.394%)  route 8.815ns (67.606%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.545 r  color_to_gray/dout2__0_carry/O[3]
                         net (fo=1, routed)           0.675     7.220    color_to_gray/C[5]
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.307     7.527 r  color_to_gray/line_bram_i_12/O
                         net (fo=1, routed)           0.000     7.527    color_to_gray/line_bram_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  color_to_gray/line_bram_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.059    color_to_gray/line_bram_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.281 r  color_to_gray/line_bram_i_3/O[0]
                         net (fo=1, routed)           0.578     8.859    color_to_gray/PCOUT[9]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.738 r  color_to_gray/line_bram_i_1/O[2]
                         net (fo=1, routed)           2.385    12.122    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.915    37.979    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                 25.857    

Slack (MET) :             26.008ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        12.887ns  (logic 4.326ns (33.568%)  route 8.561ns (66.432%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.480 r  color_to_gray/dout2__0_carry/O[2]
                         net (fo=1, routed)           0.444     6.924    color_to_gray/C[4]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.301     7.225 r  color_to_gray/line_bram_i_17/O
                         net (fo=1, routed)           0.000     7.225    color_to_gray/line_bram_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.626 r  color_to_gray/line_bram_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.626    color_to_gray/line_bram_i_6_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  color_to_gray/line_bram_i_4/O[0]
                         net (fo=1, routed)           0.589     8.436    color_to_gray/PCOUT[5]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.285 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.285    color_to_gray/line_bram_i_2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.619 r  color_to_gray/line_bram_i_1/O[1]
                         net (fo=1, routed)           2.351    11.970    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.916    37.978    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.978    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                 26.008    

Slack (MET) :             26.100ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 4.214ns (32.924%)  route 8.585ns (67.076%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.595    -0.917    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    -0.035 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.059     2.024    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     2.148 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.148    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     2.362 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           2.259     4.620    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.297     4.917 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          0.861     5.778    color_to_gray/doutb[10]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.902 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.902    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.480 r  color_to_gray/dout2__0_carry/O[2]
                         net (fo=1, routed)           0.444     6.924    color_to_gray/C[4]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.301     7.225 r  color_to_gray/line_bram_i_17/O
                         net (fo=1, routed)           0.000     7.225    color_to_gray/line_bram_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.626 r  color_to_gray/line_bram_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.626    color_to_gray/line_bram_i_6_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  color_to_gray/line_bram_i_4/O[0]
                         net (fo=1, routed)           0.589     8.436    color_to_gray/PCOUT[5]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     9.285 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.285    color_to_gray/line_bram_i_2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.507 r  color_to_gray/line_bram_i_1/O[0]
                         net (fo=1, routed)           2.375    11.882    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    37.982    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                 26.100    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.950ns (35.356%)  route 5.394ns (64.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.552     6.345    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.976     7.445    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.510    38.515    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X5Y33          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.095    38.984    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.429    38.555    ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[14]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[15]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.950ns (35.782%)  route 5.294ns (64.218%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.613    -0.899    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.555 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.393     2.948    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.072 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.670     3.742    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.124     3.866 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.802     4.668    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.792 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.936     6.729    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  ov7670_setup_module_top/ov767_setup/timer[17]_i_1/O
                         net (fo=7, routed)           0.492     7.345    ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.512    38.517    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X6Y36          FDSE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[16]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    38.462    ov7670_setup_module_top/ov767_setup/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 31.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.197%)  route 0.216ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.236    ov7670_setup_module_top/ov7670_setup_rom/Q[6]
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.879    -0.810    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.095    -0.461    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.278    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.592    -0.589    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.361    ov7670_setup_module_top/sccb_communication/set_data_reg[6]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.316 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    ov7670_setup_module_top/sccb_communication/load_txm_byte[6]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.095    -0.482    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120    -0.362    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.091    -0.384    ov7670_setup_module_top/sccb_communication/set_data_reg[4]
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.339 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.121    -0.388    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.979%)  route 0.260ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.596    -0.585    line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y24         RAMB18E1                                     r  line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    -0.381 r  line_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.260    -0.121    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y25         RAMB18E1                                     r  line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.874    -0.815    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.561    
                         clock uncertainty            0.095    -0.466    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296    -0.170    line_bram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_control/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.562    -0.619    vga_control/clk_out3
    SLICE_X13Y34         FDCE                                         r  vga_control/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vga_control/vcount_reg[2]/Q
                         net (fo=9, routed)           0.102    -0.376    vga_control/vcount[2]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.331 r  vga_control/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    vga_control/vcount[5]_i_1_n_0
    SLICE_X12Y34         FDCE                                         r  vga_control/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.830    -0.860    vga_control/clk_out3
    SLICE_X12Y34         FDCE                                         r  vga_control/vcount_reg[5]/C
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.120    -0.392    vga_control/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.476%)  route 0.241ns (59.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/Q
                         net (fo=6, routed)           0.241    -0.210    ov7670_setup_module_top/ov7670_setup_rom/Q[2]
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.879    -0.810    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y19         RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.095    -0.461    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.278    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/ready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.590    -0.591    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y37          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  ov7670_setup_module_top/ov767_setup/sccb_start_sign_reg_reg/Q
                         net (fo=4, routed)           0.110    -0.340    ov7670_setup_module_top/sccb_communication/sccb_start_sign
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  ov7670_setup_module_top/sccb_communication/ready_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.295    ov7670_setup_module_top/sccb_communication/ready_reg_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  ov7670_setup_module_top/sccb_communication/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.860    -0.830    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y37          FDRE                                         r  ov7670_setup_module_top/sccb_communication/ready_reg_reg/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.095    -0.484    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.364    ov7670_setup_module_top/sccb_communication/ready_reg_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y43          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.364    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[1]
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.095    -0.506    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.072    -0.434    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.592    -0.589    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y41          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.338    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[3]
    SLICE_X7Y40          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y40          FDRE                                         r  ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.070    -0.409    ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y43          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.337    ov7670_setup_module_top/sccb_communication/D[6]
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.863    -0.827    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X7Y42          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.070    -0.409    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.071    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 1.580ns (19.779%)  route 6.409ns (80.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.772     7.989    ov7670_read/reset
    SLICE_X28Y23         FDCE                                         f  ov7670_read/save_address_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 1.580ns (19.779%)  route 6.409ns (80.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.772     7.989    ov7670_read/reset
    SLICE_X28Y23         FDCE                                         f  ov7670_read/save_address_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 1.580ns (19.779%)  route 6.409ns (80.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.772     7.989    ov7670_read/reset
    SLICE_X28Y23         FDCE                                         f  ov7670_read/save_address_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 1.580ns (19.779%)  route 6.409ns (80.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.772     7.989    ov7670_read/reset
    SLICE_X28Y23         FDCE                                         f  ov7670_read/save_address_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 1.580ns (19.789%)  route 6.405ns (80.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.768     7.985    ov7670_read/reset
    SLICE_X29Y23         FDCE                                         f  ov7670_read/save_address_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 1.580ns (19.789%)  route 6.405ns (80.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.768     7.985    ov7670_read/reset
    SLICE_X29Y23         FDCE                                         f  ov7670_read/save_address_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 1.580ns (19.789%)  route 6.405ns (80.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.768     7.985    ov7670_read/reset
    SLICE_X29Y23         FDCE                                         f  ov7670_read/save_address_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 1.580ns (19.789%)  route 6.405ns (80.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.768     7.985    ov7670_read/reset
    SLICE_X29Y23         FDCE                                         f  ov7670_read/save_address_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 1.580ns (20.004%)  route 6.319ns (79.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.682     7.899    ov7670_read/reset
    SLICE_X28Y24         FDCE                                         f  ov7670_read/save_address_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 1.580ns (20.004%)  route 6.319ns (79.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         2.682     7.899    ov7670_read/reset
    SLICE_X28Y24         FDCE                                         f  ov7670_read/save_address_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[9]/C
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ov7670_read/d_latch_reg[9]/Q
                         net (fo=1, routed)           0.059     0.207    ov7670_read/d_latch[9]
    SLICE_X11Y33         FDCE                                         r  ov7670_read/save_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[13]/C
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ov7670_read/d_latch_reg[13]/Q
                         net (fo=1, routed)           0.059     0.207    ov7670_read/d_latch[13]
    SLICE_X11Y30         FDCE                                         r  ov7670_read/save_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[0]/C
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[0]/Q
                         net (fo=3, routed)           0.097     0.238    ov7670_read/save_address_next_reg[0]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ov7670_read/save_address_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ov7670_read/save_address_reg[0]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  ov7670_read/save_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[12]/C
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[12]/Q
                         net (fo=2, routed)           0.097     0.238    ov7670_read/save_address_next_reg[12]
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ov7670_read/save_address_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ov7670_read/save_address_reg[12]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  ov7670_read/save_address_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[4]/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[4]/Q
                         net (fo=2, routed)           0.097     0.238    ov7670_read/save_address_next_reg[4]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ov7670_read/save_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ov7670_read/save_address_reg[4]_i_1_n_0
    SLICE_X29Y24         FDCE                                         r  ov7670_read/save_address_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[8]/C
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[8]/Q
                         net (fo=2, routed)           0.098     0.239    ov7670_read/save_address_next_reg[8]
    SLICE_X29Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  ov7670_read/save_address_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ov7670_read/save_address_reg[8]_i_1_n_0
    SLICE_X29Y25         FDCE                                         r  ov7670_read/save_address_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[3]/C
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/d_latch_reg[3]/Q
                         net (fo=1, routed)           0.168     0.309    ov7670_read/d_latch[3]
    SLICE_X11Y32         FDCE                                         r  ov7670_read/save_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[8]/C
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ov7670_read/d_latch_reg[8]/Q
                         net (fo=1, routed)           0.176     0.324    ov7670_read/d_latch[8]
    SLICE_X13Y27         FDCE                                         r  ov7670_read/save_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.187%)  route 0.180ns (54.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[15]/C
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ov7670_read/d_latch_reg[15]/Q
                         net (fo=1, routed)           0.180     0.328    ov7670_read/d_latch[15]
    SLICE_X13Y28         FDCE                                         r  ov7670_read/save_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[9]/C
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[9]/Q
                         net (fo=2, routed)           0.148     0.289    ov7670_read/save_address_next_reg[9]
    SLICE_X29Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.334 r  ov7670_read/save_address_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.334    ov7670_read/save_address_reg[9]_i_1_n_0
    SLICE_X29Y25         FDCE                                         r  ov7670_read/save_address_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 3.604ns (43.990%)  route 4.589ns (56.010%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         2.927    20.415    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508    23.923 f  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.923    ov7670_xclk
    M18                                                               f  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/ready_display_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ready_display
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 3.977ns (44.394%)  route 4.982ns (55.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.624    -0.888    system_control_fsm/clk_out3
    SLICE_X7Y31          FDRE                                         r  system_control_fsm/ready_display_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  system_control_fsm/ready_display_reg_reg/Q
                         net (fo=1, routed)           4.982     4.550    ready_display_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.072 r  ready_display_OBUF_inst/O
                         net (fo=0)                   0.000     8.072    ready_display
    L1                                                                r  ready_display (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 4.108ns (62.871%)  route 2.426ns (37.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.618    -0.894    system_control_fsm/clk_out3
    SLICE_X0Y24          FDRE                                         r  system_control_fsm/control_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  system_control_fsm/control_state_reg_reg[5]/Q
                         net (fo=1, routed)           2.426     1.952    control_state_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689     5.641 r  control_state_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.641    control_state[5]
    U15                                                               r  control_state[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.961ns (62.969%)  route 2.329ns (37.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.618    -0.894    system_control_fsm/clk_out3
    SLICE_X0Y24          FDRE                                         r  system_control_fsm/control_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  system_control_fsm/control_state_reg_reg[0]/Q
                         net (fo=1, routed)           2.329     1.892    control_state_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.397 r  control_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.397    control_state[0]
    U16                                                               r  control_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 siod_to_ov7670_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            siod_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 4.123ns (66.756%)  route 2.053ns (33.244%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.626    -0.886    ov7670_xclk_OBUF
    SLICE_X5Y32          FDRE                                         r  siod_to_ov7670_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  siod_to_ov7670_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.053     1.587    siod_to_ov7670_TRI
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.704     5.291 r  siod_to_ov7670_OBUFT_inst/O
                         net (fo=0)                   0.000     5.291    siod_to_ov7670
    P18                                                               r  siod_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.212ns  (logic 4.021ns (64.739%)  route 2.190ns (35.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X12Y35         FDRE                                         r  vga_control/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga_control/vsync_reg_reg/Q
                         net (fo=1, routed)           2.190     1.761    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.264 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.264    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 3.986ns (65.459%)  route 2.103ns (34.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.625    -0.887    system_control_fsm/clk_out3
    SLICE_X0Y29          FDRE                                         r  system_control_fsm/control_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  system_control_fsm/control_state_reg_reg[1]/Q
                         net (fo=1, routed)           2.103     1.673    control_state_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.202 r  control_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.202    control_state[1]
    E19                                                               r  control_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sioc_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 3.956ns (65.324%)  route 2.100ns (34.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.626    -0.886    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X4Y32          FDRE                                         r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/Q
                         net (fo=1, routed)           2.100     1.671    sioc_to_ov7670_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.500     5.171 r  sioc_to_ov7670_OBUF_inst/O
                         net (fo=0)                   0.000     5.171    sioc_to_ov7670
    R18                                                               r  sioc_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 3.953ns (64.694%)  route 2.157ns (35.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.565    -0.947    vga_control/clk_out3
    SLICE_X11Y37         FDRE                                         r  vga_control/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  vga_control/hsync_reg_reg/Q
                         net (fo=1, routed)           2.157     1.667    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.163 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.163    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.975ns (67.949%)  route 1.875ns (32.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.636    -0.876    vga_control/clk_out3
    SLICE_X0Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_control/vga_red_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.875     1.455    lopt_6
    K18                  OBUF (Prop_obuf_I_O)         3.519     4.974 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.974    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.235ns (50.196%)  route 1.225ns (49.804%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.739    -0.442    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     0.767 r  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.767    ov7670_xclk
    M18                                                               r  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.679%)  route 0.286ns (17.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.594    -0.587    vga_control/clk_out3
    SLICE_X0Y41          FDCE                                         r  vga_control/vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  vga_control/vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.286    -0.160    vga_blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.064 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.064    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    vga_control/clk_out3
    SLICE_X0Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.323    -0.124    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.082 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.082    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.366ns (81.045%)  route 0.319ns (18.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    vga_control/clk_out3
    SLICE_X0Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_control/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.319    -0.128    vga_blue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.097 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.097    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.361ns (80.640%)  route 0.327ns (19.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.594    -0.587    vga_control/clk_out3
    SLICE_X0Y41          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  vga_control/vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.327    -0.120    vga_blue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.101 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.101    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.371ns (80.055%)  route 0.342ns (19.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    vga_control/clk_out3
    SLICE_X0Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.342    -0.106    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.124 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.124    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.363ns (79.406%)  route 0.353ns (20.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.353    -0.096    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.126 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.126    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.343ns (76.768%)  route 0.406ns (23.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.582    -0.599    system_control_fsm/clk_out3
    SLICE_X1Y24          FDRE                                         r  system_control_fsm/control_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_control_fsm/control_state_reg_reg[2]/Q
                         net (fo=1, routed)           0.406    -0.052    control_state_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.150 r  control_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.150    control_state[2]
    U19                                                               r  control_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.338ns (76.536%)  route 0.410ns (23.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.410    -0.039    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.157 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.157    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.367ns (77.558%)  route 0.395ns (22.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.395    -0.054    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.172 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.172    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 3.604ns (43.990%)  route 4.589ns (56.010%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         2.927    20.415    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508    23.923 f  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.923    ov7670_xclk
    M18                                                               f  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/ready_display_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ready_display
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 3.977ns (44.394%)  route 4.982ns (55.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.624    -0.888    system_control_fsm/clk_out3
    SLICE_X7Y31          FDRE                                         r  system_control_fsm/ready_display_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  system_control_fsm/ready_display_reg_reg/Q
                         net (fo=1, routed)           4.982     4.550    ready_display_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.072 r  ready_display_OBUF_inst/O
                         net (fo=0)                   0.000     8.072    ready_display
    L1                                                                r  ready_display (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 4.108ns (62.871%)  route 2.426ns (37.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.618    -0.894    system_control_fsm/clk_out3
    SLICE_X0Y24          FDRE                                         r  system_control_fsm/control_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  system_control_fsm/control_state_reg_reg[5]/Q
                         net (fo=1, routed)           2.426     1.952    control_state_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689     5.641 r  control_state_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.641    control_state[5]
    U15                                                               r  control_state[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.961ns (62.969%)  route 2.329ns (37.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.618    -0.894    system_control_fsm/clk_out3
    SLICE_X0Y24          FDRE                                         r  system_control_fsm/control_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  system_control_fsm/control_state_reg_reg[0]/Q
                         net (fo=1, routed)           2.329     1.892    control_state_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.397 r  control_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.397    control_state[0]
    U16                                                               r  control_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 siod_to_ov7670_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            siod_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 4.123ns (66.756%)  route 2.053ns (33.244%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.626    -0.886    ov7670_xclk_OBUF
    SLICE_X5Y32          FDRE                                         r  siod_to_ov7670_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  siod_to_ov7670_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.053     1.587    siod_to_ov7670_TRI
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.704     5.291 r  siod_to_ov7670_OBUFT_inst/O
                         net (fo=0)                   0.000     5.291    siod_to_ov7670
    P18                                                               r  siod_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.212ns  (logic 4.021ns (64.739%)  route 2.190ns (35.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X12Y35         FDRE                                         r  vga_control/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga_control/vsync_reg_reg/Q
                         net (fo=1, routed)           2.190     1.761    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.264 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.264    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 3.986ns (65.459%)  route 2.103ns (34.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.625    -0.887    system_control_fsm/clk_out3
    SLICE_X0Y29          FDRE                                         r  system_control_fsm/control_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  system_control_fsm/control_state_reg_reg[1]/Q
                         net (fo=1, routed)           2.103     1.673    control_state_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.202 r  control_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.202    control_state[1]
    E19                                                               r  control_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sioc_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 3.956ns (65.324%)  route 2.100ns (34.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.626    -0.886    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X4Y32          FDRE                                         r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/Q
                         net (fo=1, routed)           2.100     1.671    sioc_to_ov7670_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.500     5.171 r  sioc_to_ov7670_OBUF_inst/O
                         net (fo=0)                   0.000     5.171    sioc_to_ov7670
    R18                                                               r  sioc_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 3.953ns (64.694%)  route 2.157ns (35.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.565    -0.947    vga_control/clk_out3
    SLICE_X11Y37         FDRE                                         r  vga_control/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  vga_control/hsync_reg_reg/Q
                         net (fo=1, routed)           2.157     1.667    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.163 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.163    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.975ns (67.949%)  route 1.875ns (32.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.636    -0.876    vga_control/clk_out3
    SLICE_X0Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_control/vga_red_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.875     1.455    lopt_6
    K18                  OBUF (Prop_obuf_I_O)         3.519     4.974 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.974    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.235ns (50.196%)  route 1.225ns (49.804%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.739    -0.442    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     0.767 r  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.767    ov7670_xclk
    M18                                                               r  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.679%)  route 0.286ns (17.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.594    -0.587    vga_control/clk_out3
    SLICE_X0Y41          FDCE                                         r  vga_control/vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  vga_control/vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.286    -0.160    vga_blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.064 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.064    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    vga_control/clk_out3
    SLICE_X0Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.323    -0.124    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.082 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.082    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.366ns (81.045%)  route 0.319ns (18.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    vga_control/clk_out3
    SLICE_X0Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_control/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.319    -0.128    vga_blue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.097 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.097    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.361ns (80.640%)  route 0.327ns (19.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.594    -0.587    vga_control/clk_out3
    SLICE_X0Y41          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  vga_control/vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.327    -0.120    vga_blue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.101 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.101    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.371ns (80.055%)  route 0.342ns (19.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.593    -0.588    vga_control/clk_out3
    SLICE_X0Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.342    -0.106    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.124 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.124    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.363ns (79.406%)  route 0.353ns (20.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.353    -0.096    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.126 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.126    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.343ns (76.768%)  route 0.406ns (23.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.582    -0.599    system_control_fsm/clk_out3
    SLICE_X1Y24          FDRE                                         r  system_control_fsm/control_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_control_fsm/control_state_reg_reg[2]/Q
                         net (fo=1, routed)           0.406    -0.052    control_state_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.150 r  control_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.150    control_state[2]
    U19                                                               r  control_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.338ns (76.536%)  route 0.410ns (23.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.410    -0.039    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.157 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.157    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.367ns (77.558%)  route 0.395ns (22.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.395    -0.054    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.172 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.172    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_PLL_100_50_25MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_PLL_100_50_25MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Max Delay           911 Endpoints
Min Delay           911 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.185ns  (logic 1.580ns (17.204%)  route 7.605ns (82.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.968     9.185    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y44          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y44          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.185ns  (logic 1.580ns (17.204%)  route 7.605ns (82.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.968     9.185    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X9Y44          FDCE                                         f  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y44          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.185ns  (logic 1.580ns (17.204%)  route 7.605ns (82.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.968     9.185    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X9Y44          FDCE                                         f  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y44          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/hcount_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.035ns  (logic 1.580ns (17.489%)  route 7.455ns (82.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.818     9.035    vga_control/vga_red_reg_reg[3]_0
    SLICE_X10Y43         FDCE                                         f  vga_control/hcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.451    -1.544    vga_control/clk_out3
    SLICE_X10Y43         FDCE                                         r  vga_control/hcount_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.831%)  route 0.154ns (52.169%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[9]/C
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[9]/Q
                         net (fo=19, routed)          0.154     0.295    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.511%)  route 0.191ns (57.489%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[6]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[6]/Q
                         net (fo=19, routed)          0.191     0.332    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.047%)  route 0.203ns (58.953%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[8]/C
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[8]/Q
                         net (fo=19, routed)          0.203     0.344    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.151%)  route 0.249ns (63.849%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[3]/C
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[3]/Q
                         net (fo=19, routed)          0.249     0.390    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.798%)  route 0.253ns (64.202%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[7]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[7]/Q
                         net (fo=19, routed)          0.253     0.394    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.462%)  route 0.268ns (65.538%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[9]/C
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[9]/Q
                         net (fo=19, routed)          0.268     0.409    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.262%)  route 0.271ns (65.738%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[6]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[6]/Q
                         net (fo=19, routed)          0.271     0.412    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.982%)  route 0.274ns (66.018%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[10]/C
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[10]/Q
                         net (fo=19, routed)          0.274     0.415    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.316%)  route 0.282ns (66.684%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[11]/C
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[11]/Q
                         net (fo=19, routed)          0.282     0.423    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.292%)  route 0.296ns (67.708%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[5]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[5]/Q
                         net (fo=19, routed)          0.296     0.437    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Max Delay           911 Endpoints
Min Delay           911 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.580ns (16.948%)  route 7.743ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         4.106     9.324    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y45          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y45          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.185ns  (logic 1.580ns (17.204%)  route 7.605ns (82.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.968     9.185    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X8Y44          FDCE                                         f  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y44          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.185ns  (logic 1.580ns (17.204%)  route 7.605ns (82.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.968     9.185    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X9Y44          FDCE                                         f  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y44          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.185ns  (logic 1.580ns (17.204%)  route 7.605ns (82.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.968     9.185    ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[7]_1
    SLICE_X9Y44          FDCE                                         f  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.450    -1.545    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y44          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/hcount_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.035ns  (logic 1.580ns (17.489%)  route 7.455ns (82.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          3.637     5.093    ov7670_read/reset_IBUF
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     5.217 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.818     9.035    vga_control/vga_red_reg_reg[3]_0
    SLICE_X10Y43         FDCE                                         f  vga_control/hcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         1.451    -1.544    vga_control/clk_out3
    SLICE_X10Y43         FDCE                                         r  vga_control/hcount_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.831%)  route 0.154ns (52.169%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[9]/C
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[9]/Q
                         net (fo=19, routed)          0.154     0.295    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.511%)  route 0.191ns (57.489%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[6]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[6]/Q
                         net (fo=19, routed)          0.191     0.332    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.047%)  route 0.203ns (58.953%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[8]/C
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[8]/Q
                         net (fo=19, routed)          0.203     0.344    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.151%)  route 0.249ns (63.849%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[3]/C
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[3]/Q
                         net (fo=19, routed)          0.249     0.390    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.798%)  route 0.253ns (64.202%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[7]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[7]/Q
                         net (fo=19, routed)          0.253     0.394    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.462%)  route 0.268ns (65.538%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[9]/C
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[9]/Q
                         net (fo=19, routed)          0.268     0.409    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.262%)  route 0.271ns (65.738%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[6]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[6]/Q
                         net (fo=19, routed)          0.271     0.412    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.982%)  route 0.274ns (66.018%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[10]/C
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[10]/Q
                         net (fo=19, routed)          0.274     0.415    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.316%)  route 0.282ns (66.684%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[11]/C
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[11]/Q
                         net (fo=19, routed)          0.282     0.423    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.292%)  route 0.296ns (67.708%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[5]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[5]/Q
                         net (fo=19, routed)          0.296     0.437    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=304, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





