set NETLIST_CACHE(Inverter32Bit,cells) {{icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Inverter32Bit,version) MMI_SUE4.4.0
set NETLIST_CACHE(Inverter32Bit) {{module Inverter32Bit (b, y);} {	input	[31:0]	b;} {	output	[31:0]	y;} { } {	not #0 inv(y[0], b[0]);} {	not #0 inv_1(y[1], b[1]);} {	not #0 inv_2(y[2], b[2]);} {	not #0 inv_3(y[3], b[3]);} {	not #0 inv_4(y[4], b[4]);} {	not #0 inv_5(y[5], b[5]);} {	not #0 inv_6(y[6], b[6]);} {	not #0 inv_7(y[7], b[7]);} {	not #0 inv_8(y[8], b[8]);} {	not #0 inv_9(y[9], b[9]);} {	not #0 inv_10(y[10], b[10]);} {	not #0 inv_11(y[11], b[11]);} {	not #0 inv_12(y[12], b[12]);} {	not #0 inv_13(y[13], b[13]);} {	not #0 inv_14(y[14], b[14]);} {	not #0 inv_15(y[15], b[15]);} {	not #0 inv_16(y[16], b[16]);} {	not #0 inv_17(y[17], b[17]);} {	not #0 inv_18(y[18], b[18]);} {	not #0 inv_19(y[19], b[19]);} {	not #0 inv_20(y[20], b[20]);} {	not #0 inv_21(y[21], b[21]);} {	not #0 inv_22(y[22], b[22]);} {	not #0 inv_23(y[23], b[23]);} {	not #0 inv_24(y[24], b[24]);} {	not #0 inv_25(y[25], b[25]);} {	not #0 inv_26(y[26], b[26]);} {	not #0 inv_27(y[27], b[27]);} {	not #0 inv_28(y[28], b[28]);} {	not #0 inv_29(y[29], b[29]);} {	not #0 inv_30(y[30], b[30]);} {	not #0 inv_31(y[31], b[31]);} {} {endmodule		// Inverter32Bit} {}}
set NETLIST_CACHE(Inverter32Bit,names) {{330 370 {0 b[11]} {2 b[11]}} {410 490 {0 y[13]} {2 y[13]}} {360 -50 {0 inv_4}} {330 850 {0 b[19]} {2 b[19]}} {360 1210 {0 inv_25}} {360 310 {0 inv_10}} {330 1150 {0 b[24]} {2 b[24]}} {410 970 {0 y[21]} {2 y[21]}} {360 -170 {0 inv_2}} {330 -50 {0 b[4]} {2 b[4]}} {410 1210 {0 y[25]} {2 y[25]}} {410 -170 {0 y[2]} {2 y[2]}} {330 310 {0 b[10]} {2 b[10]}} {360 1450 {0 inv_29}} {360 550 {0 inv_14}} {330 1390 {0 b[28]} {2 b[28]}} {410 430 {0 y[12]} {2 y[12]}} {410 1450 {0 y[29]} {2 y[29]}} {410 190 {0 y[8]} {2 y[8]}} {410 910 {0 y[20]} {2 y[20]}} {360 70 {0 inv_6}} {360 -110 {0 inv_3}} {330 550 {0 b[14]} {2 b[14]}} {360 790 {0 inv_18}} {410 670 {0 y[16]} {2 y[16]}} {410 -110 {0 y[3]} {2 y[3]}} {410 70 {0 y[6]} {2 y[6]}} {330 1330 {0 b[27]} {2 b[27]}} {330 -290 {0 b[0]} {2 b[0]}} {330 790 {0 b[18]} {2 b[18]}} {360 1150 {0 inv_24}} {360 250 {0 inv_9}} {330 1090 {0 b[23]} {2 b[23]}} {410 130 {0 y[7]} {2 y[7]}} {360 10 {0 inv_5}} {360 730 {0 inv_17}} {330 1570 {0 b[31]} {2 b[31]}} {410 1150 {0 y[24]} {2 y[24]}} {410 610 {0 y[15]} {2 y[15]}} {330 250 {0 b[9]} {2 b[9]}} {360 1390 {0 inv_28}} {360 490 {0 inv_13}} {410 10 {0 y[5]} {2 y[5]}} {410 370 {0 y[11]} {2 y[11]}} {330 -230 {0 b[1]} {2 b[1]}} {330 730 {0 b[17]} {2 b[17]}} {360 970 {0 inv_21}} {410 1390 {0 y[28]} {2 y[28]}} {410 850 {0 y[19]} {2 y[19]}} {330 1030 {0 b[22]} {2 b[22]}} {330 490 {0 b[13]} {2 b[13]}} {330 1510 {0 b[30]} {2 b[30]}} {330 970 {0 b[21]} {2 b[21]}} {410 -50 {0 y[4]} {2 y[4]}} {360 1330 {0 inv_27}} {360 430 {0 inv_12}} {330 1270 {0 b[26]} {2 b[26]}} {360 -290 {0 inv}} {410 310 {0 y[10]} {2 y[10]}} {360 1090 {0 inv_23}} {360 910 {0 inv_20}} {360 190 {0 inv_8}} {410 1330 {0 y[27]} {2 y[27]}} {410 -290 {0 y[0]} {2 y[0]}} {330 70 {0 b[6]} {2 b[6]}} {330 430 {0 b[12]} {2 b[12]}} {360 1570 {0 inv_31}} {360 670 {0 inv_16}} {410 1090 {0 y[23]} {2 y[23]}} {410 550 {0 y[14]} {2 y[14]}} {330 190 {0 b[8]} {2 b[8]}} {330 910 {0 b[20]} {2 b[20]}} {410 1570 {0 y[31]} {2 y[31]}} {330 1210 {0 b[25]} {2 b[25]}} {360 -230 {0 inv_1}} {330 -170 {0 b[2]} {2 b[2]}} {330 670 {0 b[16]} {2 b[16]}} {360 1030 {0 inv_22}} {360 130 {0 inv_7}} {410 790 {0 y[18]} {2 y[18]}} {330 10 {0 b[5]} {2 b[5]}} {410 -230 {0 y[1]} {2 y[1]}} {360 1510 {0 inv_30}} {360 610 {0 inv_15}} {330 1450 {0 b[29]} {2 b[29]}} {410 1030 {0 y[22]} {2 y[22]}} {330 130 {0 b[7]} {2 b[7]}} {360 1270 {0 inv_26}} {360 370 {0 inv_11}} {410 1510 {0 y[30]} {2 y[30]}} {410 250 {0 y[9]} {2 y[9]}} {330 -110 {0 b[3]} {2 b[3]}} {330 610 {0 b[15]} {2 b[15]}} {360 850 {0 inv_19}} {410 1270 {0 y[26]} {2 y[26]}} {410 730 {0 y[17]} {2 y[17]}}}
set NETLIST_CACHE(Inverter32Bit,wires) {}
