Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4c3086506e88427ca6f65a71a9035e44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port sprite_x [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/mainscreen_page.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port sprite_y [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/mainscreen_page.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port sprite_x [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/mainscreen_page.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port sprite_y [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/mainscreen_page.v:75]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port sprite_x [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/mainscreen_page.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port sprite_x [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/guide_page_render.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port sprite_y [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/guide_page_render.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port sprite_x [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/guide_page_render.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port sprite_y [G:/My Drive/NUS/Y2S1/EE2026/Project/Final_project.xpr/MODS/MODS.srcs/sources_1/new/guide_page_render.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
