// Generated by CIRCT e2b32a42e
module bsg_mux_one_hot_width_p1_els_p2(	// 12884_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p1_els_p2.v.cleaned.mlir:2:3
  input  [1:0] data_i,	// 12884_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p1_els_p2.v.cleaned.mlir:2:49
               sel_one_hot_i,	// 12884_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p1_els_p2.v.cleaned.mlir:2:66
  output       data_o	// 12884_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p1_els_p2.v.cleaned.mlir:2:91
);

  assign data_o = |(data_i & sel_one_hot_i);	// 12884_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p1_els_p2.v.cleaned.mlir:4:10, :5:10, :6:5
endmodule

