#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Dec 27 23:58:57 2018
# Process ID: 19548
# Log file: D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/vivado.log
# Journal file: D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 750.840 ; gain = 172.805
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'imp_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.sim/sim_1/behav'
"xvlog -m64 --relax -prj imp_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regWriteData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteAddress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regWriteAddress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/nextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Jext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/dataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dataB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dataA
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/debouncing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
WARNING: [VRFC 10-1315] redeclaration of ansi port InsMemRW is not allowed [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CPU_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/imp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 240dac12c0f54762b37ede9873250db3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot imp_top_behav xil_defaultlib.imp_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.debouncing
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.Hex7seg
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insROM
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.Jext
Compiling module xil_defaultlib.regWriteAddress
Compiling module xil_defaultlib.regWriteData
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU_dataA
Compiling module xil_defaultlib.ALU_dataB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataRAM
Compiling module xil_defaultlib.nextPC
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.imp_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot imp_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.sim/sim_1/behav/xsim.dir/imp_top_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4227674315 -regid "210766071_0_0_148" -xml D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.sim/sim_1/behav/xsim.dir..."
    (file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.sim/sim_1/behav/xsim.dir/imp_top_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 28 00:11:28 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 780.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "imp_top_behav -key {Behavioral:sim_1:Functional:imp_top} -tclbatch {imp_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source imp_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'imp_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 780.242 ; gain = 6.316
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 797.656 ; gain = 11.836
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 28 00:12:13 2018...
