\subsection{avfifo\+\_\+arch Architecture Reference}
\label{classavfifo_1_1avfifo__arch}\index{avfifo\+\_\+arch@{avfifo\+\_\+arch}}


Collaboration diagram for avfifo\+\_\+arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=151pt]{df/db5/classavfifo_1_1avfifo__arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf frd\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf st\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf ct\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf rd\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf address}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf status\+\_\+reg}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf coe\+\_\+if\+\_\+d}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf frd\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf st\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf ct\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf rd\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf address}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf status\+\_\+reg}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf coe\+\_\+if\+\_\+d}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf status\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fiford} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fiford\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf zeroes24} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 60} of file {\bf avfifo.\+vhd}.



\subsubsection{Member Function Documentation}
\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!ct\+\_\+proc@{ct\+\_\+proc}}
\index{ct\+\_\+proc@{ct\+\_\+proc}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{ct\+\_\+procclk,rsi\+\_\+nrst}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} ct\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classavfifo_1_1avfifo__arch_a1791107aaa5d32b980dcd9cfc3a19afc}


Definition at line {\bf 98} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!ct\+\_\+proc@{ct\+\_\+proc}}
\index{ct\+\_\+proc@{ct\+\_\+proc}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{ct\+\_\+procclk,rsi\+\_\+nrst}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} ct\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classavfifo_1_1avfifo__arch_a1791107aaa5d32b980dcd9cfc3a19afc}


Definition at line {\bf 98} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!frd\+\_\+proc@{frd\+\_\+proc}}
\index{frd\+\_\+proc@{frd\+\_\+proc}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{frd\+\_\+procclk,rsi\+\_\+nrst}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} frd\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classavfifo_1_1avfifo__arch_a4936e9220dfa71b2b497cc942cd29f6d}


Definition at line {\bf 77} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!frd\+\_\+proc@{frd\+\_\+proc}}
\index{frd\+\_\+proc@{frd\+\_\+proc}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{frd\+\_\+procclk,rsi\+\_\+nrst}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} frd\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classavfifo_1_1avfifo__arch_a4936e9220dfa71b2b497cc942cd29f6d}


Definition at line {\bf 77} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!rd\+\_\+proc@{rd\+\_\+proc}}
\index{rd\+\_\+proc@{rd\+\_\+proc}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{rd\+\_\+procaddress,status\+\_\+reg,coe\+\_\+if\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} rd\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf address}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf status\+\_\+reg}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf coe\+\_\+if\+\_\+d}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classavfifo_1_1avfifo__arch_a7f03a4bd9cd5fd7681d0c250744195cc}


Definition at line {\bf 111} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!rd\+\_\+proc@{rd\+\_\+proc}}
\index{rd\+\_\+proc@{rd\+\_\+proc}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{rd\+\_\+procaddress,status\+\_\+reg,coe\+\_\+if\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} rd\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf address}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf status\+\_\+reg}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf coe\+\_\+if\+\_\+d}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classavfifo_1_1avfifo__arch_a7f03a4bd9cd5fd7681d0c250744195cc}


Definition at line {\bf 111} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!st\+\_\+proc@{st\+\_\+proc}}
\index{st\+\_\+proc@{st\+\_\+proc}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{st\+\_\+procclk,rsi\+\_\+nrst}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} st\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classavfifo_1_1avfifo__arch_aa4ffc710170a6ae68a67ed917df9a83a}


Definition at line {\bf 88} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!st\+\_\+proc@{st\+\_\+proc}}
\index{st\+\_\+proc@{st\+\_\+proc}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{st\+\_\+procclk,rsi\+\_\+nrst}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} st\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rsi\+\_\+nrst}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classavfifo_1_1avfifo__arch_aa4ffc710170a6ae68a67ed917df9a83a}


Definition at line {\bf 88} of file {\bf avfifo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!fiford@{fiford}}
\index{fiford@{fiford}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{fiford}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fiford} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classavfifo_1_1avfifo__arch_a009855f2c1d1da2a7b422e8cc93ed10a}


Definition at line {\bf 62} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!fiford\+\_\+reg@{fiford\+\_\+reg}}
\index{fiford\+\_\+reg@{fiford\+\_\+reg}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{fiford\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fiford\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classavfifo_1_1avfifo__arch_a5386e215fc843128d61dd1fbd89bad42}


Definition at line {\bf 62} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!status\+\_\+reg@{status\+\_\+reg}}
\index{status\+\_\+reg@{status\+\_\+reg}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{status\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf status\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classavfifo_1_1avfifo__arch_a8f28ae0242944eb4f6ec17c36b15a965}


Definition at line {\bf 61} of file {\bf avfifo.\+vhd}.

\index{avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}!zeroes24@{zeroes24}}
\index{zeroes24@{zeroes24}!avfifo\+::avfifo\+\_\+arch@{avfifo\+::avfifo\+\_\+arch}}
\paragraph[{zeroes24}]{\setlength{\rightskip}{0pt plus 5cm}{\bf zeroes24} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classavfifo_1_1avfifo__arch_add5952af13f8a102391396fb7aef373d}


Definition at line {\bf 63} of file {\bf avfifo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/avfifo/{\bf avfifo.\+vhd}\end{DoxyCompactItemize}
