/tools/efinity/2022.2/bin/efx_map --project Ti180MIPI25GRxHDMIV101 --family Titanium --device Ti180M484 --output-dir outflow --v src/MTopTi180MIPI25GRxHDMIV101.v,t:default --v src/sample/i2c_phy.v,t:default --v src/sample/adv7511_config.v,t:default --v src/sample/true_dual_port_ram.v,t:default --v src/common/fifoDualController.v,t:default --v src/common/userFifo.v,t:default --v src/common/MPulseGenerator.v,t:default --v src/common/userFifoDual.v,t:default --v src/common/fifoController.v,t:default --v /home/kimura/workspace/ProjectFolder/Efinix/Titanium/Ti180MIPI25GRxHDMIV101/debug_top.v,t:default --v src/MCsiRxController/MCsiRxController.v,t:default --v src/MVideoPostProcess/MVideoTimingGen.v,t:default --v src/MVideoPostProcess/MVideoPostProcess.v,t:default --v src/MDdrController/MDdrController.v,t:default --v src/MCsiRxController/MCsi2Decoder.v,t:default --project-xml /home/kimura/workspace/ProjectFolder/Efinix/Titanium/Ti180MIPI25GRxHDMIV101/./Ti180MIPI25GRxHDMIV101.xml --binary-db outflow/Ti180MIPI25GRxHDMIV101.vdb --root=MTopTi180MIPI25GRxHDMIV101 --veri_options=verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir=work_syn --write-efx-verilog=outflow/Ti180MIPI25GRxHDMIV101.map.v --mode=speed --max_ram=-1 --max_mult=-1 --infer-clk-enable=3 --infer-sync-set-reset=1 --min-sr-fanout=0 --fanout-limit=0 --bram_output_regs_packing=1 --retiming=1 --seq_opt=1 --blast_const_operand_adders=1 --operator-sharing=0 --optimize-adder-tree=0 --seq-opt-sync-only=0 --blackbox-error=1 --allow-const-ram-index=0 --hdl-compile-unit=1 --create-onehot-fsms=0 --mult_input_regs_packing=1 --mult_output_regs_packing=1 --dsp-mac-packing=1 --dsp-output-regs-packing=1 --dsp-input-regs-packing=1 --pack-luts-to-comb4=0 --min-ce-fanout=0 --write-premap-module=Ti180MIPI25GRxHDMIV101.elab.vdb
