D. Bhattacharya , P. Agrawal , V. D. Agrawal, Delay fault test generation for scan/hold circuits using Boolean expressions, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.159-164, June 08-12, 1992, Anaheim, California, USA
Soumitra Bose , Prathima Agrawal , Vishwani D. Agrawal, Generation of Compact Delay Tests by Multiple-Path Activation, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.714-723, October 17-21, 1993
Chih-Ang Chen , Sandeep K. Gupta, A satisfiability-based test generator for path delay faults in combinational circuits, Proceedings of the 33rd annual Design Automation Conference, p.209-214, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240557]
Kwang-Ting Cheng , Angela Krstic , Hsi-Chuan Chen, Generation of High Quality Tests for Robustly Untestable Path Delay Faults, IEEE Transactions on Computers, v.45 n.12, p.1379-1392, December 1996[doi>10.1109/12.545968]
Bulent I. Dervisoglu , Gayvin E. Stong, Design for Testability: Using Scanpath Techniques for Path-Delay Test and Measurement, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.365-374, October 26-30, 1991
Rolf Drechsler, BiTeS: a BDD based test pattern generator for strong robust path delay faults, Proceedings of the conference on European design automation, p.322-327, September 19-23, 1994, Grenoble, France
Karl Fuchs , Michael Pabst , Torsten Rössel, RESIST: a recursive test pattern generation algorithm for path delay faults, Proceedings of the conference on European design automation, p.316-321, September 19-23, 1994, Grenoble, France
Keerthi Heragu , Janak H. Patel , Vishwani D. Agrawal, Fast identification of untestable delay faults using implications, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.642-647, November 09-13, 1997, San Jose, California, USA
S. Kajihara , K. Kinoshita , I. Pomeranz , S. M. Reddy, A Method for Identifying Robust Dependent and Functionally Unsensitizable Paths, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.82, January 04-07, 1997
Angela Krstić , Kwang-Ting Cheng, Resynthesis of Combinational Circuits for Path Count Reduction and for Path Delay Fault Testability, Journal of Electronic Testing: Theory and Applications, v.11 n.1, p.43-54, Aug. 1997[doi>10.1023/A:1008295716980]
Angela Krstic , Kwang-Ting Cheng , Srimat T. Chakradhar, Identification and Test Generation for Primitive Faults, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.423-432, October 20-25, 1996
Leiserson, C. and Saxe, J. 1991. Retiming synchronous circuitry. Algorithmica 6, 5--35.
Zhongcheng Li , Robert K. Brayton , Yinghua Min, Efficient Identification of Non-Robustly Untestable Path Delay Faults, Proceedings of the IEEE International Test Conference, p.992-997, November 03-05, 1997
Malaiya, Y. K. and Narayanaswamy, R. 1983. Testing for timing faults in synchronous sequential integrated circuits. In Proceedings of the International Test Conference. 560--571.
I. Pomeranz , S. M. Reddy, Design-for-testability for path delay faults in large combinational circuits using test points, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.4, p.333-343, November 2006[doi>10.1109/43.703823]
I. Pomeranz , S. M. Reddy , P. Uppaluri, NEST: a nonenumerative test generation method for path delay faults in combinational circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.12, p.1505-1515, November 2006[doi>10.1109/43.476581]
Reddy, S. M., Reddy, M. K., and Agrawal, V. D. 1984. Robust tests for stuck-open faults in CMOS combinational logic circuits. In Proceedings of the International Symposium on Fault-Tolerant Computing. 44--49.
Schultz, M. H., Fuchs, K., and Fink, K. 1989. Advanced automatic test pattern generation techniques for path delay faults. In Proceedings of the International Symposium on Fault-Tolerant Computing. 45---51.
Jayashree Saxena , Dhiraj K. Pradhan, A Method to Derive Compact Test Sets for Path Delay Faults in Combinational Circuits, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.724-733, October 17-21, 1993
Tragoudas, S. and Denny, N. 1999a. Path reduction with register repositioning. In Proceedings of the IEEE International High Level Design Validation and Test Workshop. IEEE Computer Society Press, Los Alamitos, CA, 42--45.
Spyros Tragoudas , N. Denny, Testing for Path Delay Faults Using Test Points, Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.86-94, November 01-03, 1999
S. Tragoudas , D. Karayiannis, A fast nonenumerative automatic test pattern generator for path delay faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.7, p.1050-1057, November 2006[doi>10.1109/43.771185]
P. Uppaluri , U. Sparmann , I. Pomeranz, On minimizing the number of test points needed to achieve complete robust path delay fault testability, Proceedings of the 14th IEEE VLSI Test Symposium, p.288, April 28-May 01, 1996
