

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Thu Dec 26 20:23:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.878|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51801|  51801|  51801|  51801|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  51800|  51800|      1850|          -|          -|    28|    no    |
        | + Loop 1.1      |   1848|   1848|        66|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     64|     64|         4|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    201|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      15|      4|    -|
|Multiplexer      |        -|      -|       -|     86|    -|
|Register         |        -|      -|     160|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     175|    291|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_15s_16s_30_1_1_U65  |network_mul_mul_15s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_4_w_s_U  |pointwise_conv2d_fix_4_SeparableConv2D_4_w_s  |        0|  15|   4|    0|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  15|   4|    0|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln23_1_fu_240_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln23_2_fu_225_p2   |     +    |      0|  0|  19|          10|          14|
    |add_ln23_fu_231_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln30_fu_284_p2     |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_312_p2       |     +    |      0|  0|  23|          16|          16|
    |in_d_fu_215_p2         |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_149_p2        |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_195_p2        |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_fu_179_p2     |     -    |      0|  0|  13|          11|          11|
    |icmp_ln17_fu_143_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln18_fu_189_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln20_fu_209_p2    |   icmp   |      0|  0|  11|           5|           6|
    |select_ln27_fu_271_p3  |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 201|         108|          99|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |buffer_0_reg_109  |   9|          2|   16|         32|
    |in_d_0_reg_121    |   9|          2|    5|         10|
    |out_h_0_reg_87    |   9|          2|    5|         10|
    |out_w_0_reg_98    |   9|          2|    5|         10|
    |phi_mul_reg_132   |   9|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             |  86|         18|   46|         98|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_4_w_3_reg_388  |  15|   0|   15|          0|
    |add_ln23_2_reg_368             |  14|   0|   14|          0|
    |ap_CS_fsm                      |   7|   0|    7|          0|
    |buffer_0_reg_109               |  16|   0|   16|          0|
    |in_d_0_reg_121                 |   5|   0|    5|          0|
    |in_d_reg_363                   |   5|   0|    5|          0|
    |input_load_reg_383             |  16|   0|   16|          0|
    |out_h_0_reg_87                 |   5|   0|    5|          0|
    |out_h_reg_327                  |   5|   0|    5|          0|
    |out_w_0_reg_98                 |   5|   0|    5|          0|
    |out_w_reg_345                  |   5|   0|    5|          0|
    |phi_mul_reg_132                |  14|   0|   14|          0|
    |sext_ln23_reg_337              |  13|   0|   15|          2|
    |sub_ln23_reg_332               |   9|   0|   11|          2|
    |trunc_ln1_reg_393              |  16|   0|   16|          0|
    |zext_ln20_1_reg_355            |   5|   0|   14|          9|
    |zext_ln20_reg_350              |   5|   0|   11|          6|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 160|   0|  179|         19|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

