/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_1z : in_data[53];
  assign celloutsig_0_9z = celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_4z;
  assign celloutsig_0_11z = celloutsig_0_6z ? celloutsig_0_7z[0] : celloutsig_0_6z;
  assign celloutsig_0_14z = celloutsig_0_5z ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_0_26z = celloutsig_0_23z ? celloutsig_0_21z : celloutsig_0_19z;
  assign celloutsig_1_1z = celloutsig_1_0z[4] ? in_data[113] : celloutsig_1_0z[4];
  assign celloutsig_0_5z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_21z = ~(celloutsig_0_5z & celloutsig_0_6z);
  assign celloutsig_0_23z = ~(celloutsig_0_6z & in_data[65]);
  assign celloutsig_0_19z = ~((celloutsig_0_9z | celloutsig_0_13z) & in_data[65]);
  assign celloutsig_1_3z = { celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } + { in_data[131:129], celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } === { in_data[35:27], celloutsig_0_5z };
  assign celloutsig_0_10z = { in_data[27:24], celloutsig_0_6z } && celloutsig_0_7z[6:2];
  assign celloutsig_0_3z = { in_data[26:24], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } && { in_data[28:19], celloutsig_0_2z };
  assign celloutsig_0_8z = ~ { in_data[44:42], celloutsig_0_5z };
  assign celloutsig_0_17z = ~ { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_0z[0] & celloutsig_1_0z[2];
  assign celloutsig_0_0z = ~^ in_data[34:25];
  assign celloutsig_0_1z = ~^ { in_data[92:88], celloutsig_0_0z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_12z[10:9], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_2z = ~^ { in_data[66:56], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[175:169] >> in_data[142:136];
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } ^ { in_data[8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_17z[11:4], celloutsig_0_2z } ^ { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 12'h000;
    else if (!out_data[128]) celloutsig_0_12z = { celloutsig_0_7z[4:2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z };
  assign { out_data[131], out_data[133:132], out_data[128] } = ~ celloutsig_1_3z;
  assign { out_data[99], out_data[101:100], out_data[96] } = ~ { out_data[131], out_data[133:132], out_data[128] };
  assign { out_data[130:129], out_data[98:97], out_data[32], out_data[8:0] } = { out_data[133:132], out_data[101:100], celloutsig_0_26z, celloutsig_0_27z };
endmodule
